代码搜索：FPGA加速

找到约 10,000 项符合「FPGA加速」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/184415/9104508

h sysproteus.h

/* sysProteus.h - Wind River PROTEUS FPGA board definitions */ /* Copyright 1984-2001 Wind River Systems, Inc. */ /* modification history -------------------- 01a,22nov01,g_h created. */ /* DESCRI
·
www.eeworm.com/read/166954/9988225

txt 双向总线.txt

VHDL: Bidirectional Bus download from: http://www.fpga.com.cn bidir.vhd (Tri-state bus implementation) LIBRARY ieee; USE ieee.std_logic_1164.ALL; ENTITY bidir IS PORT( bi
·
www.eeworm.com/read/353811/10416442

txt 双向总线（注2）.txt

VHDL: Bidirectional Bus download from: http://www.fpga.com.cn bidir.vhd (Tri-state bus implementation) LIBRARY ieee; USE ieee.std_logic_1164.ALL; ENTITY bidir IS PORT( bi
·
www.eeworm.com/read/159932/10585771

txt pci_arbiter_readme.txt

fpga reference design Offer:QuickLogic PCI Arbiter: Files: \APPS\pci arbiter\pci_arb.exe PCI Master/Target Design: Files: \APPS\PCI\MASTER\*.* Top Level Design: TOP.SCH Simulation Test Fixtur
·
www.eeworm.com/read/417397/10991827

txt 双向总线.txt

VHDL: Bidirectional Bus download from: http://www.fpga.com.cn bidir.vhd (Tri-state bus implementation) LIBRARY ieee; USE ieee.std_logic_1164.ALL; ENTITY bidir IS PORT( bi
·
www.eeworm.com/read/151712/6959621

˫

VHDL: Bidirectional Bus download from: http://www.fpga.com.cn bidir.vhd (Tri-state bus implementation) LIBRARY ieee; USE ieee.std_logic_1164.ALL; ENTITY bidir IS PORT( bi
·
www.eeworm.com/read/467448/7012821

htm dds_srr.htm

#Build: Synplify Pro 9.0.1, Build 024R, Nov 13 2007 #install: C:\Program Files\Synplicity\fpga_901 #OS: Windows XP 5.1 #Hostname: QIN #Implementation:
·
www.eeworm.com/read/239481/7127752

˫

VHDL: Bidirectional Bus download from: http://www.fpga.com.cn bidir.vhd (Tri-state bus implementation) LIBRARY ieee; USE ieee.std_logic_1164.ALL; ENTITY bidir IS PORT( bi
·
www.eeworm.com/read/446517/7577278

cfg compile.cfg

[View] Entity= Architecture= TopLevelType= [file:.\src\readme.txt] File Time Hi=29639210 File Time Lo=330723840 Enabled=1 [file:.\src\Fpga.bde] File Time Hi=29639210 File Time Lo=330723840
·
www.eeworm.com/read/441514/7669425

txt pci_arbiter_readme.txt

fpga reference design Offer:QuickLogic PCI Arbiter: Files: \APPS\pci arbiter\pci_arb.exe PCI Master/Target Design: Files: \APPS\PCI\MASTER\*.* Top Level Design: TOP.SCH Simulation Test Fixtur
·