代码搜索结果

Timing Analyzer report for decoder_display Tue Oct 07 15:12:51 2008 Version 6.0 Build 178 04/27/2006 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. Le

-------------------------------------------------------------------------------------- Timing Analyzer Summary --------------------------------------------------------------------------------------

Fitter Status : Successful - Tue Oct 07 15:12:32 2008 Quartus II Version : 6.0 Build 178 04/27/2006 SJ Full Version Revision Name : decoder_display Top-level Entity Name : decoder_display Family :

Simulator report for decoder_display Mon Oct 06 22:30:50 2008 Version 6.0 Build 178 04/27/2006 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. Legal No

Flow report for decoder_display Tue Oct 07 15:12:51 2008 Version 6.0 Build 178 04/27/2006 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. Legal Notice

Assembler report for decoder_display Tue Oct 07 15:12:48 2008 Version 6.0 Build 178 04/27/2006 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. Legal No

Extra Info: Performing register packing on registers with non-logic cell location assignments Extra Info: Completed register packing on registers with non-logic cell location assignments Extra Info:

Fitter report for decoder_display Tue Oct 07 15:12:32 2008 Version 6.0 Build 178 04/27/2006 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. Legal Notic

v1

|decoder_display clk => q1[0]~reg0.CLK clk => q1[1]~reg0.CLK clk => q1[2]~reg0.CLK clk => q1[3]~reg0.CLK clk => q[0]~reg0.CLK clk => q[1]~reg0.CLK clk => q[2]~reg0.CLK clk => q[3]~reg0.CLK cl