代码搜索结果
找到约 72,880 项符合
Design 的代码
exa605.rep
------------------------------------------------------------
Design Hierarchy Report for Exa605.PrjPCB
-- 2002-11-25
-- 19:09:51
------------------------------------------------------------
Sys
example6_20_2.m
%--------------------------------------------------------------------------
% example6_20;
% to test buttord.m and butter.m;
% to design a Butterworth Bandpass digital filter.
% ------------------
picunit.mrp
Release 7.1.04i Map H.42
Xilinx Mapping Report File for Design 'picunit'
Design Information
------------------
Command Line : c:/xilinx/bin/nt/map.exe -ise d:\ksc\lab2\micro_oven.ise
-intstyle ise
design a chebyshev-i bandpass df.m
%----------------------------------------------------------------------------
% exa060703_1.m , for example 6.7.3;
% to test cheb1ord,cheb1ap,
% to design a Chebyshev-I Bandpass DF.
%------------
design low-pass df.m
%-----------------------------------------------------------------------------
% exa060701_2.m , for example 6.7.1 and 6.5.1
% to test buttord,lp2lp,bilinear ;
% to design Low-pass DF with s=2/Ts[(
切比雪夫最佳一致逼近滤波器.m
%--------------------------------------------------------------------------
% exa070903_remez_1.m, for example 7.9.3 and 7.4.1;
% to test remez.m and to design Low-pass FIR filter;
%-------------
design a butterworth bandpass digital filter.m
%--------------------------------------------------------------------------
% exa060702_1 , for example 6.6.2 and 6.7.2;
% to test buttord,buttap,lp2bp,bilinear;
% to design a Butterworth Bandpass
tft.pbd
This is an internal working file generated by the Source Browser.
21:27 59s
D:\Electron Design\创新基金\任高峰\program\Display\Debug\Obj\LCD_Fun.pbi
D:\Electron Design\创新基金\任高峰\program\Display\Debug\Obj\L
fenpin.pin
-- Copyright (C) 1991-2004 Altera Corporation
-- Any megafunction design, and related netlist (encrypted or decrypted),
-- support information, device programming or simulation file, and a
exb2.m
num = 100;
den = [1 26 216 576];
s1= -10+j*1; % Desired location of closed-loop poles
[numo, deno, denc]=rldesign(num, den, s1); %PID design
t = 0:.01:4;
c= step(numo, de