代码搜索结果

ncprep: v03.30.(p001): (c) Copyright 1995 - 2001 Cadence Design Systems, Inc. Adding -UPDATE option, to disable update run ncprep with the +noupdate Translation successful.

workspace.diagram.initial = workspace.diagram.active = workspace.diagram.open.0 =

(ExpressProject "" (ProjectVersion "19981106") (ProjectType "PCB") (Folder "Design Resources" (Folder "Library") (File ".\2000-11.dsn" (Type "Schematic Design")) (BuildF

# This is a dummy properties file that may be used at design # time when a runtime MessageResources instance is not available

#"http://www.diggernet.com/" Digger net. Classifieds Mi

(DELAYFILE (SDFVERSION "2.1") (DESIGN "vegas") (DATE "Thu Jul 31 15:37:33 1997") (VENDOR "Actel") (PROGRAM "Designer Series (tm) Development System") (VERSION "3.1") (DIVIDER /) (VOLTA

stimulus.v1 // File "stimulus.v1" is the user's test bench. design.v // File "design.v" is the user's design after synthesis. -v design.lib // Selected files from the Actel library for this exam

stimulus.v // File "stimulus.v1" is the user's test bench. design.v // File "design.v" is the user's design after synthesis. -v design.lib // Selected files from the Actel library for this examp

/jayacard/proto/bios/fs/DESIGN =============================================================================== ---[ File Identifier ]--------------------------------------------------------- 文件标识(FI

/jayacard/proto/hal/template/design =============================================================================== To start a new port to a new hardware platform, copy these files and implement the