代码搜索结果

[module_b] Implement Design=false Synthesize=true

[cnt_vlog] Design Entry Utilities=false Synthesize=true [xc2v40-6cs144 - XST Verilog] Design Entry Utilities=true

Release 6.2i Map G.30 Xilinx Mapping Report File for Design 'mode7cnt' Design Information ------------------ Command Line : C:/eda/Xilinx/bin/nt/map.exe -intstyle ise -p xcv50e-cs144-8 -cm area -p

[mode7cnt] Design Entry Utilities=true

[counter] Design Entry Utilities=false Generate Programming File=false Implement Design=false Map=false Place & Route=false Synthesize=false Translate=false User Constraints=false

Release 6.2i Map G.30 Xilinx Mapping Report File for Design 'counter' Design Information ------------------ Command Line : C:/eda/Xilinx/bin/nt/map.exe -intstyle ise -p xcv50e-cs144-6 -cm area -pr

[alu] Design Entry Utilities=false Generate Programming File=false Implement Design=false Synthesize=true User Constraints=true

// ========================================================== // FreeImage 2 // // Design and implementation by // - Floris van den Berg (flvdberg@wxs.nl) // // Contributors: // - Adam Gates (r

This is an initial design document from the early days of ejbca, the very start... IMPORTANT DESIGPARAMETERS ========================= Modular to be able to change (through configuration) authentica

This directory contains Synopsys Design Compiler synthesis script. top.scr - main synthesis script read_design.inc - used by top.scr to read design files run_syn - shell script to invoke design c