代码搜索结果

Release 7.1i Map H.38 Xilinx Mapping Report File for Design 'clk60' Design Information ------------------ Command Line : D:/Xilinx/bin/nt/map.exe -ise d:\2222\2222.ise -intstyle ise -p xc2s100e-tq

******************************************************************************************************************************************** Readme File for UARTs Customer Pack Created: 4/14/00 AL

******************************************************************************************************************************************** Readme File for UARTs Customer Pack Created: 4/14/00 AL

******************************************************************************************************************************************** Readme File for UARTs Customer Pack Created: 4/14/00 AL

DE2_i2sound ----------- This design combines audio input from the microphone and line in signals and outputs the result to the line out signal. Connect a microphone to the MIC port, an audio sourc

Release 6.2i Map G.28 Xilinx Mapping Report File for Design 'clock' Design Information ------------------ Command Line : C:/Xilinx/bin/nt/map.exe -intstyle ise -p xcv200-pq240-4 -cm area -pr b -k

******************************************************************************************************************************************** Readme File for UARTs Customer Pack Created: 4/14/00 AL

DE2_Default ----------- This design is the initial design when the board is powered-up. It increments a counter and displays the value on the 7-segment displays and LEDs. An image is also display

******************************************************************************************************************************************** Readme File for UARTs Customer Pack Created: 4/14/00 AL

******************************************************************************************************************************************** Readme File for UARTs Customer Pack Created: 4/14/00 AL