代码搜索：DPA

找到约 133 项符合「DPA」的源代码

代码结果 133
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/431223/8699158

c homotpro.c

/* Homotopy Continuation Method: Group 2. */ #include "homot.h" #ifdef WINDOWS #include "Win UWPflow.h" #include "GraphDLG.h" #endif /* ------- Global Variables ------ */ extern VALUETYPE *Dx,Dpa
·
www.eeworm.com/read/347114/11692876

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity stratixgx_lvds_receiver is generic( channel_width : integer := 10; use_enable1 : string := "false"; enable_dpa
·
www.eeworm.com/read/347114/11699354

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity stratixgx_lvds_receiver is generic( channel_width : integer := 10; use_enable1 : string := "false"; enable_dpa
·
www.eeworm.com/read/14022/292180

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity stratixgx_dpa_lvds_rx is generic( number_of_channels: integer := 1; deserialization_factor: integer := 4; use_coreclock_in
·
www.eeworm.com/read/17761/756602

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity stratixgx_dpa_lvds_rx is generic( number_of_channels: integer := 1; deserialization_factor: integer := 4; use_coreclock_in
·
www.eeworm.com/read/17761/756907

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity stratixgx_dpa_lvds_rx is generic( number_of_channels: integer := 1; deserialization_factor: integer := 4; use_coreclock_in
·
www.eeworm.com/read/17761/757288

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity stratixgx_dpa_lvds_rx is generic( number_of_channels: integer := 1; deserialization_factor: integer := 4; use_coreclock_in
·
www.eeworm.com/read/17761/757658

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity stratixgx_dpa_lvds_rx is generic( number_of_channels: integer := 1; deserialization_factor: integer := 4; use_coreclock_in
·
www.eeworm.com/read/18434/789376

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity stratixgx_dpa_lvds_rx is generic( number_of_channels: integer := 1; deserialization_factor: integer := 4; use_coreclock_in
·
www.eeworm.com/read/338256/3319087

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity stratixii_lvds_receiver is generic( channel_width : integer := 10; data_align_rollover: integer := 2; enable_dpa :
·