代码搜索：CycloneII

找到约 4,731 项符合「CycloneII」的源代码

代码结果 4,731
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/328695/3440587

tdf altsyncram_urj1.tdf

--altsyncram ADDRESS_ACLR_A="NONE" ADDRESS_ACLR_B="NONE" ADDRESS_REG_B="CLOCK1" CYCLONEII_M4K_COMPATIBILITY="ON" DEVICE_FAMILY="Cyclone II" INDATA_ACLR_A="NONE" LOW_POWER_MODE="AUTO" OPERATION_MODE="D
·
www.eeworm.com/read/297462/3886820

tdf a_fefifo_o0d.tdf

--a_fefifo LPM_NUMWORDS=8192 lpm_widthad=13 OVERFLOW_CHECKING="ON" UNDERFLOW_CHECKING="ON" USEDW_IN_DELAY=1 aclr clock empty full usedw_in wreq --VERSION_BEGIN 4.2 cbx_cycloneii 2004:08:25:19:39:42:S
·
www.eeworm.com/read/297462/3886832

tdf a_fefifo_j0d.tdf

--a_fefifo LPM_NUMWORDS=8192 lpm_widthad=13 OVERFLOW_CHECKING="ON" UNDERFLOW_CHECKING="ON" USEDW_IN_DELAY=1 aclr clock empty full rreq usedw_in --VERSION_BEGIN 4.2 cbx_cycloneii 2004:08:25:19:39:42:S
·
www.eeworm.com/read/269205/4246984

xrf complex_bibus2.xrf

vendor_name = Synplicity source_file = 0, noname, synplify source_file = 1, c:\eda\synplicity\fpga_81\lib\altera\altera.v, synplify source_file = 2, c:\eda\synplicity\fpga_81\lib\altera\cycloneii.v
·
www.eeworm.com/read/269205/4246991

xrf complex_bibus.xrf

vendor_name = Synplicity source_file = 0, noname, synplify source_file = 1, c:\eda\synplicity\fpga_81\lib\altera\altera.v, synplify source_file = 2, c:\eda\synplicity\fpga_81\lib\altera\cycloneii.v
·
www.eeworm.com/read/269205/4246996

xrf bibus.xrf

vendor_name = Synplicity source_file = 0, noname, synplify source_file = 1, c:\eda\synplicity\fpga_81\lib\altera\altera.v, synplify source_file = 2, c:\eda\synplicity\fpga_81\lib\altera\cycloneii.v
·
www.eeworm.com/read/429003/1952506

xrf complex_bibus2.xrf

vendor_name = Synplicity source_file = 0, noname, synplify source_file = 1, c:\eda\synplicity\fpga_81\lib\altera\altera.v, synplify source_file = 2, c:\eda\synplicity\fpga_81\lib\altera\cycloneii.v
·
www.eeworm.com/read/429003/1952513

xrf complex_bibus.xrf

vendor_name = Synplicity source_file = 0, noname, synplify source_file = 1, c:\eda\synplicity\fpga_81\lib\altera\altera.v, synplify source_file = 2, c:\eda\synplicity\fpga_81\lib\altera\cycloneii.v
·
www.eeworm.com/read/429003/1952518

xrf bibus.xrf

vendor_name = Synplicity source_file = 0, noname, synplify source_file = 1, c:\eda\synplicity\fpga_81\lib\altera\altera.v, synplify source_file = 2, c:\eda\synplicity\fpga_81\lib\altera\cycloneii.v
·
www.eeworm.com/read/425964/1999560

tdf add_sub_fje.tdf

--lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=70 DEVICE_FAMILY="Stratix" LPM_DIRECTION="SUB" LPM_WIDTH=17 ONE_INPUT_IS_CONSTANT="NO" dataa datab result --VERSION_BEGIN 6.1 cbx_cycloneii 2006:
·