代码搜索：Controller
找到约 10,000 项符合「Controller」的源代码
代码结果 10,000
www.eeworm.com/read/337546/3338637
sdram
README on the SDRAM Controller for the LH7a40X
==============================================
The standard configuration for the SDRAM controller generates a sparse
memory array. The precise layout
www.eeworm.com/read/334661/3363565
java controllerevent.java
package javax.media;
public class ControllerEvent implements MediaEvent {
public ControllerEvent(Controller from) {}
public Controller getSourceController() {
return null;
}
public
www.eeworm.com/read/334661/3363570
java internalerrorevent.java
package javax.media;
public class InternalErrorEvent extends ControllerErrorEvent {
public InternalErrorEvent(Controller from) {
super(from);
}
public InternalErrorEvent(Controller fro
www.eeworm.com/read/324920/3497382
sdram
README on the SDRAM Controller for the LH7a40X
==============================================
The standard configuration for the SDRAM controller generates a sparse
memory array. The precise layout
www.eeworm.com/read/316872/3604151
sdram
README on the SDRAM Controller for the LH7a40X
==============================================
The standard configuration for the SDRAM controller generates a sparse
memory array. The precise layout
www.eeworm.com/read/443386/1749724
sdram
README on the SDRAM Controller for the LH7a40X
==============================================
The standard configuration for the SDRAM controller generates a sparse
memory array. The precise layout
www.eeworm.com/read/393286/2485186
sdram
README on the SDRAM Controller for the LH7a40X
==============================================
The standard configuration for the SDRAM controller generates a sparse
memory array. The precise layout
www.eeworm.com/read/219809/4846147
help sdctrl.in.help
SDRAM controller enable
CONFIG_SDCTRL
Say Y here to enabled a 32/64-bit PC133 SDRAM controller.
SDRAM controller inverted clock
CONFIG_SDCTRL_INVCLK
If you say Y here, the SDRAM clock will be in
www.eeworm.com/read/219809/4846270
help mctrl.in.help
Leon2 memory controller
CONFIG_MCTRL_LEON2
Say Y here to enable the LEON2 memory controller. The controller
can access PROM, I/O, SRAM and SDRAM. The bus width for PROM
and SRAM is programmable
www.eeworm.com/read/282940/9051141
v stepmot.v
/*********************************************************************************************************************
* Stepper motor Controller
* December 2006
**************************************