代码搜索结果
找到约 10,000 项符合
Control System 的代码
control.vhd
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use work.mydefine.all;
entity control is
port(c_en:in std_logic;
input:in std_logic_vector(7 downto 0);
clk:in std_
control.v
`timescale 1ns/10ps
module control(nGCLK, nWAIT,
nRESET, DABORT, IABORT, nFIQ, nIRQ,
ISYNC, CHSD, CHSE, ID, IA, irq_disable, fiq_disable,
flags_ex, load_pc_me, exception_to_id,
pc, inst_if,
control.v
module control(clk1,clk2,i,OE,reset);
parameter state_reset=9;
parameter state_spare=8;
input clk1,clk2;
output[2:0] i;
output OE;
output reset;
reg reset;
reg OE;
reg[2:0] i;
reg[3:0] state,next_stat
control.vhd
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use work.mydefine.all;
entity control is
port(c_en:in std_logic;
input:in std_logic_vector(7 downto 0);
clk:in std_
control.bsf
/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to
control.v
//name:control.v 主控模块 2006-5-1 version:1.0 作者：田世坤
//波形输出主控模块：
//输入：clk：系统时钟(10MHz);
// keysignal：按键信号;
//输出：DLedout：发光二极管，八位宽;
// ensqu:方波使能信号
// entri:三角波使能信号
// ensin
control.vhd
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use work.mydefine.all;
entity control is
port(c_en:in std_logic;
input:in std_logic_vector(7 downto 0);
clk:in std_
control.schdocpreview
[Preview]
LargeImageOriginalSize=662000
LargeImageWidth=500
LargeImageHeight=331
LargeImage=78DAED9DEB731BD979A7CF1FE48FBB5FF261B87F41B2B595A4BC9B8D9DAA2D3BF666B3B11DEFACE35266AA369578C789636732DE