代码搜索结果

找到约 10,000 项符合 Control 的代码

state_control.fit.smsg

Info: ******************************************************************* Info: Running Quartus II Fitter Info: Version 7.0 Build 33 02/05/2007 SJ Full Version Info: Processing started: Wed

state_control.fit.summary

Fitter Status : Successful - Wed Sep 26 20:27:25 2007 Quartus II Version : 7.0 Build 33 02/05/2007 SJ Full Version Revision Name : state_control Top-level Entity Name : state_control Family : Stra

pwm_control.sim.rpt

Simulator report for pwm_control Thu Nov 29 19:46:22 2007 Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. L

pwm_control.vhd.bak

library ieee ; use ieee.STD_LOGIC_1164.ALL ; use ieee.STD_LOGIC_unsigned.ALL ; ENTITY PWM_CONTROL IS PORT( rst,Level,clk,Z_F : IN STD_LOGIC ; z,f,level_display0,level_display1 : OUT STD_

pwm_control.fit.rpt

Fitter report for pwm_control Sat Jan 18 23:31:30 2003 Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. Lega

pwm_control.asm.rpt

Assembler report for pwm_control Sat Jan 18 23:31:50 2003 Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. L

pwm_control.tan.summary

-------------------------------------------------------------------------------------- Timing Analyzer Summary --------------------------------------------------------------------------------------

pwm_control.fit.summary

Fitter Status : Successful - Sat Jan 18 23:31:29 2003 Quartus II Version : 7.1 Build 156 04/30/2007 SJ Full Version Revision Name : pwm_control Top-level Entity Name : PWM_CONTROL Family : Cyclone

pwm_control.map.summary

Analysis & Synthesis Status : Successful - Sat Jan 18 23:31:16 2003 Quartus II Version : 7.1 Build 156 04/30/2007 SJ Full Version Revision Name : pwm_control Top-level Entity Name : PWM_CONTROL Fa

pwm_control.fit.smsg

Extra Info: Performing register packing on registers with non-logic cell location assignments Extra Info: Completed register packing on registers with non-logic cell location assignments Extra Info: