代码搜索结果
找到约 10,000 项符合
Clock 的代码
clock.schcmd
select figure at 2179 1639 12 -branches -sn=1
select all in 2128 1639 2179 1660 -branches -enclosed -noattrwin -sn=1
select figure at 2412 717 12 -branches -sn=1
select figure at 2412 717 12 -branc
clock.schbak
VERSION 6
BEGIN SCHEMATIC
BEGIN ATTR DeviceFamilyName "virtex"
DELETE all:0
EDITNAME all:0
EDITTRAIT all:0
END ATTR
BEGIN NETLIST
SIGNAL SL0
clock.ut
-w
-g DebugBitstream:No
-g Binary:no
-g Gclkdel0:11111
-g Gclkdel1:11111
-g Gclkdel2:11111
-g Gclkdel3:11111
-g ConfigRate:4
-g CclkPin:PullUp
-g M0Pin:PullUp
-g M1Pin:PullUp
-g M2Pin:Pu
clock.syr
Release 7.1i - xst H.38
Copyright (c) 1995-2005 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.20 s | Elapsed : 0.00 / 0.00 s
--> Parameter xsthdpdir set to
clock.sch
VERSION 6
BEGIN SCHEMATIC
BEGIN ATTR DeviceFamilyName "virtex"
DELETE all:0
EDITNAME all:0
EDITTRAIT all:0
END ATTR
BEGIN NETLIST
SIGNAL SL0
clock.vhf
--------------------------------------------------------------------------------
-- Copyright (c) 1995-2003 Xilinx, Inc.
-- All Right Reserved.
-----------------------------------------------------
clock.prj
vhdl work "Plus60.vhf"
vhdl work "Hour.vhf"
vhdl work "alarm.vhf"
vhdl work "CLOCK.vhf"
clock.lso
work