代码搜索结果

--negative.vhd correct negative number circuit library ieee ; use ieee.std_logic_1164.all; use work.components.all; entity negative is port( a : in std_logic_vector(11 downto 0);--块

Electronics Workbench Circuit File Version: 5 Charset: ANSI Description: "Ultra-High Gain Audio Amplifier" "" "Source: National Semiconductor Linear-Applications-Handbook" "Vo =

#ifndef _NR4_H #define _NR4_H /* nr4.h: defines for netrom layer 4 (transport) support */ #ifndef _MBUF_H #include "mbuf.h" #endif #ifndef _TIMER_H #include "timer.h" #endif #ifndef _A

/* * nr4subr.c: subroutines for net/rom transport layer. */ #include #include "global.h" #include "mbuf.h" #include "timer.h" #include "ax25.h" #include "netrom.h" #include "n

Electronics Workbench Circuit File Version: 5 Charset: ANSI Description: "Ultra-High Gain Audio Amplifier" "------------------------------------------------------------------------" "Source:

Starting EDIF2BLIF.... EDIF2BLIF: Warning: Net GND is floating and will be removed. EDIF2BLIF: Warning: Net VCC is floating and will be removed. readEDIF ended normally. Inspect circuit COUN

--negative.vhd correct negative number circuit library ieee ; use ieee.std_logic_1164.all; use work.components.all; entity negative is port( a : in std_logic_vector(11 downto 0);--块

--negative.vhd correct negative number circuit library ieee ; use ieee.std_logic_1164.all; use work.components.all; entity negative is port( a : in std_logic_vector(11 downto 0);--块

--negative.vhd correct negative number circuit library ieee ; use ieee.std_logic_1164.all; use work.components.all; entity negative is port( a : in std_logic_vector(11 downto 0);--块

Electronics Workbench Circuit File Version: 5 Charset: ANSI Description: "Ultra-High Gain Audio Amplifier" "" "Source: National Semiconductor Linear-Applications-Handbook" "Vo =