代码搜索结果

Electronics Workbench Circuit File Version: 5 Charset: ANSI Description: " 自动化40班 20号 聂作明 " "" "" " 这是一个性能好，效率高的18伏的直流稳压电源。它属于电流控制型稳压电源。输出电压V。与基准电压比较后的误差信，" "" "经过

Electronics Workbench Circuit File Version: 5 Charset: ANSI Description: "自39班4号陈正茂" "如图所示为一种低频稳幅正弦振荡电路，采用稳压二级管做稳压补偿，振荡信号的幅度稳定性好，电路简单。" EncryptionType: 2 UsingVectorGraphics: 0 /000@D0I0?

Electronics Workbench Circuit File Version: 5 Charset: ANSI Description: "姓名：孙志刚" "班级：自39班" "学号：25" "电路名称：多谐振荡器" "电路功能：此电路是由两个555定时器构成, 当电路开关置于右侧时，两个555定时器均构成多谐振荡器工作。" "

Electronics Workbench Circuit File Version: 5 Charset: ANSI Description: " 该电路是一个50Hz陷波器电路。" " 输入波形为5Hz正弦信号叠加了明显的50Hz干扰，经过陷波器以后，50Hz干扰被滤除，波形是非常光滑的5Hz正弦波。" EncryptionType: 2 UsingVec

STATIC LATCH *** IC=1MA, RE6=3K *** SPICE ORIGINAL 1-7-80, CIDER REVISED 4-16-93 *** BIAS CIRCUIT *** RESISTORS RCC2 6 8 3.33K REE2 9 0 200 *** TRANSISTORS Q1 6 8 4 M_NPN1D AREA=8 Q2 8 4 9

* Figure 33.45 CMOS: Mixed-Signal Circuit Design * Vdd Vdd 0 DC 1.5 Vin Vin 0 DC 0 pulse 0 1.5 2n .1n .1n 5.9n 17n Vclk clk 0 DC 0 pulse 0 1.5 0 .1n .1n 4.9n 10n X1 Vin Vout clk vdd dtspc

* Figure 33.44 CMOS: Mixed-Signal Circuit Design * Vdd Vdd 0 DC 1.5 Vin Vin 0 DC 0 pulse 0 1.5 2n .1n .1n 5.9n 17n Vphi phi 0 DC 0 pulse 0 1.5 0 .2n .2n 4.8n 10n Vphib phib 0 DC 0 pulse 0 1.5 5

* Figure 33.30 CMOS: Mixed-Signal Circuit Design * M1 Vd1 Vg Vs Vb nmos W=10 L=1 M2 Vd2 Vg Vs Vb nmos W=20 L=1 M3 Vd3 Vg Vs Vb nmos W=50 L=1 Vg Vg 0 DC 2.3 Vs Vs 0 DC 1.5 Vd Vd 0 DC 1.5

* Figure 33.43 CMOS: Mixed-Signal Circuit Design * Vdd Vdd 0 DC 1.5 Vin Vin 0 DC 0 pulse 0 1.5 2n .1n .1n 5.9n 17n Vphi phi 0 DC 0 pulse 0 1.5 0 .2n .2n 4.8n 10n Vphib phib 0 DC 0 pulse 0 1.5 5

* Figure 33.29 CMOS: Mixed-Signal Circuit Design * M1 Vd1 Vg Vs Vb nmos W=10 L=1 M2 Vd2 Vg Vs Vb nmos W=20 L=1 M3 Vd3 Vg Vs Vb nmos W=50 L=1 Vg Vg 0 DC 1.5 Vs Vs 0 DC 1.5 Vd Vd 0 DC 1.5