代码搜索:CASE

找到约 10,000 项符合「CASE」的源代码

代码结果 10,000
www.eeworm.com/read/493034/6404304

m case14.m

function [baseMVA, bus, gen, branch, areas, gencost] = case14 %CASE14 Power flow data for IEEE 14 bus test case. % Please see 'help caseformat' for details on the case file format. % This data
www.eeworm.com/read/493034/6404305

m case9.m

function [baseMVA, bus, gen, branch, areas, gencost] = case9 %CASE9 Power flow data for 9 bus, 3 generator case. % Please see 'help caseformat' for details on the case file format. % % Based on
www.eeworm.com/read/493034/6404309

m case39.m

function [baseMVA, bus, gen, branch, areas, gencost] = case39 %CASE39 Power flow data for 39 bus case. % Please see 'help caseformat' for details on the case file format. % % Based on data from
www.eeworm.com/read/493034/6404313

m case57.m

function [baseMVA, bus, gen, branch, areas, gencost] = case57 %CASE57 Power flow data for IEEE 57 bus test case. % Please see 'help caseformat' for details on the case file format. % This data
www.eeworm.com/read/491225/6437610

pdf isi-case.pdf

www.eeworm.com/read/491340/6438838

v mux_case.v

module mux_case(out,in0,in1,in2,in3,sel); output out; input in0,in1,in2,in3; input[1:0] sel; reg out; always @(in0 or in1 or in2 or in3 or sel) begin case(sel) 2'b00: out=in0; 2'b01: out=
www.eeworm.com/read/488920/6479647

acf case3.acf

-- -- Copyright (C) 1988-1999 Altera Corporation -- Any megafunction design, and related net list (encrypted or decrypted), -- support information, device programming or simulation file, and any
www.eeworm.com/read/488920/6479705

v case3.v

//********************************************************* // IEEE STD 1364-1995 Verilog file: case3.v // Author-EMAIL: Uwe.Meyer-Baese@ieee.org //************************************************
www.eeworm.com/read/488920/6479758

v case3.v

//********************************************************* // IEEE STD 1364-1995 Verilog file: case3.v // Author-EMAIL: Uwe.Meyer-Baese@ieee.org //************************************************
www.eeworm.com/read/488920/6479808

v case3.v

//********************************************************* // IEEE STD 1364-1995 Verilog file: case3.v // Author-EMAIL: Uwe.Meyer-Baese@ieee.org //************************************************