代码搜索结果

xst -intstyle ise -ifn __projnav/can_fifo.xst -ofn can_fifo.syr

Release 6.1i - netgen G.23 Copyright (c) 1995-2003 Xilinx, Inc. All rights reserved. Reading design can_top.ngd ... Flattening design ... Flattening design completed. Specializing design ... Ad

-- Xilinx Vhdl netlist produced by netgen application (version G.23) -- Command : -intstyle ise -rpw 100 -tpw 0 -ar Structure -xon true -w -ofmt vhdl -sim can_top.ngd can_top_translate.vhd -- I

// synopsys translate_off `include "timescale.v" // synopsys translate_on module can_register_syn ( data_in, data_out, we, clk, rst_sync ); parameter WIDTH = 8; // default

xst -intstyle ise -ifn __projnav/can_top.xst -ofn can_top.syr xst -intstyle ise -ifn __projnav/can_top.xst -ofn can_top.syr ngdbuild -intstyle ise -dd e:\program\fpga_program\for_fpga\can\ise\canbus

Release 6.1i - netgen G.23 Copyright (c) 1995-2003 Xilinx, Inc. All rights reserved. Reading design can_top.ngd ... Flattening design ... Flattening design completed. Specializing design ... Ad

D:\WORK\Work-2008\APP\48v_Cell_Collect_can\AD.C D:\WORK\Work-2008\APP\48v_Cell_Collect_can\CAN.C D:\WORK\Work-2008\APP\48v_Cell_Collect_can\CANUser.C D:\WORK\Work-2008\APP\48v_Cell_Collect_can\EEPR

!_TAG_FILE_FORMAT 2 /extended format; --format=1 will not append ;" to lines/ !_TAG_FILE_SORTED 1 /0=unsorted, 1=sorted, 2=foldcase/ !_TAG_PROGRAM_AUTHOR Darren Hiebert /dhiebert@users.sourceforge.n

:020000040000FA :06000000FBEF14F01200FA :0A00060001003E2A0000D1010000B5 :0400100004000000E8 :0C001400D9CFE6FFE1CFD9FF020EE126B4 :10002000D950FD0FE96EFF0EDA20EA6E000ED8807F :10003000EE54000EED541