代码搜索结果
找到约 10,000 项符合
CAN Bus 的代码
bus_chk.mem
0000
0101
0101
0101
0101
0101
0101
0101
0101
0101
0101
0101
0101
0101
0101
0101
0000
0101
0101
0101
0101
0101
0101
0101
0101
0101
0101
0101
0101
0101
0101
0101
0000
0101
0101
0101
0101
0101
0101
0101
switch_bus.jhd
MODULE switch_bus
switch_bus.vhd
-- 库声明
library IEEE;
use IEEE.STD_LOGIC_1164.all;
-- 实体声明
entity switch_bus is
-- 类属参数
generic (
BUS_WIDTH : integer := 8 ); -- 总线宽度
port (
din1 : in std_logic_vector(BUS_WIDTH-1 d
bus8.inc
-- Copyright (C) 1988-2002 Altera Corporation
-- Any megafunction design, and related net list (encrypted or decrypted),
-- support information, device programming or simulation file, and any othe
bus8.cmp
-- Copyright (C) 1988-2002 Altera Corporation
-- Any megafunction design, and related net list (encrypted or decrypted),
-- support information, device programming or simulation file, and any othe
bus8.tdf
-- megafunction wizard: %LPM_BUSTRI%
-- GENERATION: STANDARD
-- VERSION: WM1.0
-- MODULE: lpm_bustri
-- ============================================================
-- File Name: bus8.tdf
--
find_bus.m
% Locate Bus by name and update screen
NewData=get(FindBus,'String');
NewDataLength=size(NewData,2);
if NewDataLength < 12,
NewData=[NewData blanks(12-NewDataLength)];
NewDataLength=12;
end
switch_bus.jhd
MODULE switch_bus
switch_bus.vhd
-- 库声明
library IEEE;
use IEEE.STD_LOGIC_1164.all;
-- 实体声明
entity switch_bus is
-- 类属参数
generic (
BUS_WIDTH : integer := 8 ); -- 总线宽度
port (
din1 : in std_logic_vector(BUS_WIDTH-1 d