代码搜索结果

// synopsys translate_off `include "timescale.v" // synopsys translate_on module can_register_syn ( data_in, data_out, we, clk, rst_sync ); parameter WIDTH = 8; // default

xst -intstyle ise -ifn __projnav/can_top.xst -ofn can_top.syr xst -intstyle ise -ifn __projnav/can_top.xst -ofn can_top.syr ngdbuild -intstyle ise -dd e:\program\fpga_program\for_fpga\can\ise\canbus

Release 6.1i - netgen G.23 Copyright (c) 1995-2003 Xilinx, Inc. All rights reserved. Reading design can_top.ngd ... Flattening design ... Flattening design completed. Specializing design ... Ad

// 2007.12.21--温世坚。查询方式接收CAN报文。 /******************************** 采用stc89c52+sja1000，分离晶体，stc89c52晶体11.0592M 　　　　sja1000外部晶体为16M, *********************************/ #include #include

### uVision2 Project, (C) Keil Software ### Do not modify ! Target (STM32F10x Release), 0x0004 // Tools: 'ARM-ADS' Target (STM32F10x Debug), 0x0004 // Tools: 'ARM-ADS' Group (Startup Code) Gr

[LB1 = 1 : LB2 = 1] No memory lock features enabled. [LB1 = 0 : LB2 = 1] Further programming of Flash and EEPROM is enabled. [LB1 = 0 : LB2 = 0] Same as previous, but

[LB1 = 1 : LB2 = 1] No memory lock features enabled. [LB1 = 0 : LB2 = 1] Further programming of Flash and EEPROM is enabled. [LB1 = 0 : LB2 = 0] Same as previous, but