代码搜索:CAN Bus

找到约 10,000 项符合「CAN Bus」的源代码

代码结果 10,000
www.eeworm.com/read/18590/796229

lso can_top.lso

work
www.eeworm.com/read/18590/796231

syr can_fifo.syr

Release 6.1i - xst G.23 Copyright (c) 1995-2003 Xilinx, Inc. All rights reserved. --> Parameter TMPDIR set to __projnav CPU : 0.00 / 0.22 s | Elapsed : 0.00 / 0.00 s --> Parameter xsthdpdir set to
www.eeworm.com/read/18590/796232

v can_acf.v

// synopsys translate_off `include "timescale.v" // synopsys translate_on `include "can_defines.v" module can_acf ( clk, rst, id, /* Mode register */ reset_mode, acce
www.eeworm.com/read/18590/796233

udo can_testbench.udo

## Project Navigator simulation template: can_testbench.udo ## You may edit this file to control your simulation.
www.eeworm.com/read/18590/796234

ngr can_fifo.ngr

www.eeworm.com/read/18590/796235

v can_fifo.v

// synopsys translate_off `include "timescale.v" // synopsys translate_on `include "can_defines.v" module can_fifo ( clk, rst, wr, data_in, addr, data_out, fifo_sele
www.eeworm.com/read/18590/796237

ngr can_top.ngr

www.eeworm.com/read/18590/796238

v can_top.v

// synopsys translate_off `include "timescale.v" // synopsys translate_on `include "can_defines.v" module can_top ( `ifdef CAN_WISHBONE_IF wb_clk_i, wb_rst_i, wb_dat_i,
www.eeworm.com/read/18590/796240

v can_btl.v

// synopsys translate_off `include "timescale.v" // synopsys translate_on `include "can_defines.v" module can_btl ( clk, rst, rx, /* Mode register */ reset_mode, /* Bus
www.eeworm.com/read/18590/796242

ldo can_top.ldo

# Auto generated by Project Navigator for Modelsim vlib work vlog can_register_asyn_syn.v vlog can_register_asyn.v vlog can_register.v vlog can_registers.v vlog can_btl.v vlog can_crc.v