代码搜索:CAN Bus

找到约 10,000 项符合「CAN Bus」的源代码

代码结果 10,000
www.eeworm.com/read/17893/765750

fdo can_testbench.fdo

## NOTE: Do not edit this file. ## Autogenerated by ProjNav (creatfdo.tcl) on Tue Jan 11 10:15:14 中国标准时间 2005 ## vlib work vlog can_register_asyn_syn.v vlog can_register_asyn.v vlog can_regi
www.eeworm.com/read/17893/765751

v can_defines.v

// Uncomment following line if you want to use WISHBONE interface. Otherwise // 8051 interface is used. // `define CAN_WISHBONE_IF // Uncomment following line if you want to use CAN in Ac
www.eeworm.com/read/17893/765757

prj can_top.prj

verilog work can_register_asyn_syn.v verilog work can_register_asyn.v verilog work can_register.v verilog work can_registers.v verilog work can_btl.v verilog work can_crc.v verilog work can_acf.
www.eeworm.com/read/17893/765765

lso can_fifo.lso

work
www.eeworm.com/read/17893/765767

ngd can_top.ngd

www.eeworm.com/read/18104/774869

v can_registers.v

// synopsys translate_off `include "timescale.v" // synopsys translate_on `include "can_defines.v" module can_registers ( clk, rst, cs, we, addr, data_in, data_out, i
www.eeworm.com/read/18104/774870

prj can_registers.prj

verilog work can_register_asyn_syn.v verilog work can_register_asyn.v verilog work can_register.v verilog work can_registers.v
www.eeworm.com/read/18104/774871

lso can_registers.lso

DEFAULT_SEARCH_ORDER
www.eeworm.com/read/18104/774872

ndo can_testbench.ndo

## NOTE: Do not edit this file. ## Auto generated by Project Navigator for VHDL Post-Translate Simulation ## vlib work ## Compile Post-Translate Model for Module can_top vcom -87 -explicit can_t
www.eeworm.com/read/18104/774913

prj can_fifo.prj

verilog work can_fifo.v