代码搜索结果

.ALIASES V_Vin Vin(+=N07852 -=0 ) CN @CHAPTER 2_1.basic CCM-DCM buck(sch_1):INS8560@SOURCE.VDC.Normal(chips) X_U1 U1(A=N07852 C=N07862 P=0 D=N08444 ) CN @CHAPTER 2_1.basic CCM-D

.ALIASES C_C1 C1(1=ERR 2=N7155371 ) CN @CHAPTER 2_1.test buck closed-loop tran VM(sch_1):INS715527@ANALOG.C.Normal(chips) R_R26 R26(1=N711720 2=0 ) CN @CHAPTER 2_1.test buck clo

@OrCAD Simulation Server Version: 1.0 @Settings: 0 1 @General: ProfileName= "test buck closed-loop VM" ProfileFile= "test buck closed-loop VM.sim" Connectivity= "test buck closed-loop tran VM

.ALIASES L_L1 L1(1=VOUT 2=N716813 ) CN @CHAPTER 2_1.test buck cycle-by-cycle VM(sch_1):INS731909@ANALOG.L.Normal(chips) V_V7 V7(+=N716967 -=0 ) CN @CHAPTER 2_1.test buck cycle-

** Profile: "test buck cycle-by-cycle VM-test buck cycle-cycle VM" [ D:\Christophe\Livres\Spice simus 2\OrCAD book distribution\Chapitre2\chapter2_1\chapter 2_1-pspicefiles\test buck cycle-by-cycle v

**** 06/05/07 17:12:10 ******* PSpice 10.3.0 (Jan 2004) ******* ID# 1111111111 ** Profile: "test buck cycle-by-cycle VM-test buck cycle-cycle VM" [ D:\Christophe\Livres\Spice simus 2\OrCAD book

@OrCAD Simulation Server Version: 1.0 @Settings: 0 1 @General: ProfileName= "test buck cycle-cycle VM" ProfileFile= "test buck cycle-cycle vm.sim" Connectivity= "test buck cycle-by-cycle VM.n

@OrCAD Simulation Server Version: 1.0 @Settings: 0 1 @General: ProfileName= "test buck cycleby-cycle CM" ProfileFile= "test buck cycleby-cycle cm.sim" Connectivity= "test buck cycle-by-cycle

.ALIASES X_U13 U13(1=RESET 2=N851707 3=R ) CN @CHAPTER 2_1.test buck cycle-by-cycle +CM(sch_1):INS852889@APPLICATION.OR2.Normal(chips) V_Vclock Vclock(+=S -=0 ) CN @CHAPTER 2_1.t

 **** 06/05/07 17:08:39 ******* PSpice 10.3.0 (Jan 2004) ******* ID# 1111111111 ** Profile: "test buck cycle-by-cycle CM-test buck cycleby-cycle CM" [ D:\Christophe\Livres\Spice simus 2\OrCAD bo