代码搜索:Booth

找到约 978 项符合「Booth」的源代码

代码结果 978
www.eeworm.com/read/31975/1030375

v testbench_booth.v

///////////////////////////////////////////////////////////// // Verilog Test Bench v2.0, 3-29-2000 // // ECE 371 EMR, Spring 2000 // // By Steve B
www.eeworm.com/read/31975/1030407

out test_booth.out

Multiplier Test Log ___________________ Test# 1 run without incident. ================ Multiplier_A=00000020 Multiplier_B=00000100 Multiplier_Result=00002000 Expected_Result=00002000 ========
www.eeworm.com/read/208358/4993520

msg booth_pipeline.msg

@TM:1156347232 @N: FA174 :"":0:0:0:-1|The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.. @TM:1156346348 @N: MF249
www.eeworm.com/read/208358/4993521

plg booth_com.plg

@P: Part : EP1C3TC144-6 @P: Worst Slack : -0.750 @P: booth_com|CLK - Estimated Frequency : 200.1 MHz @P: booth_com|CLK - Requested Frequency : 235.4 MHz @P: booth_com|CLK - Estimated Period :
www.eeworm.com/read/208358/4993523

msg booth_com.msg

@TM:1156347232 @N: FA174 :"":0:0:0:-1|The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.. @TM:1156346348 @N: MF249
www.eeworm.com/read/208358/4993524

plg booth_pipeline.plg

@P: Part : EPM240TC100-3 @P: Worst Slack : 996.836 @P: booth_pipeline|CLK - Estimated Frequency : 316.0 MHz @P: booth_pipeline|CLK - Requested Frequency : 1.0 MHz @P: booth_pipeline|CLK - Est
www.eeworm.com/read/208358/4993526

vif booth_com.vif

# # Synplicity Verification Interface File # Generated using Synplify-pro # # Copyright (c) 1996-2005 Synplicity, Inc. # All rights reserved # # Set logfile options vif_set_result_file boot
www.eeworm.com/read/208358/4993527

vif booth_pipeline.vif

# # Synplicity Verification Interface File # Generated using Synplify-pro # # Copyright (c) 1996-2005 Synplicity, Inc. # All rights reserved # # Set logfile options vif_set_result_file boot
www.eeworm.com/read/208358/4993528

vo booth_pipeline.vo

// Copyright (C) 1991-2005 Altera Corporation // Your use of Altera Corporation's design tools, logic functions // and other software and tools, and its AMPP partner logic // functions, and
www.eeworm.com/read/208358/4993535

hif booth_pipeline.hif

Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version 33 1674 OFF OFF OFF OFF OFF FV_OFF VRSM_ON VHSM_ON 0 # entity booth_pipeline # logic_option { AUTO_RAM_RECOGNITION ON }