代码搜索:时钟提取

找到约 10,000 项符合「时钟提取」的源代码

代码结果 10,000
www.eeworm.com/read/257992/11897035

c cs5460a.c

#include "CS5460A.h" #include "default.h" sbit SK=P3^4; /* SPI时钟 */ sbit SO=P3^2; /* SDO */ sbit SI=P3^3; /* SDI */ sbit RST = P3^5; uchar Read8(void)
www.eeworm.com/read/257961/11899328

c cs5460a.c

#include "CS5460A.h" #include "STC89C51RC_RD_PLUS.H" #include "intrins.h" sbit SK=P2^2; /* SPI时钟 */ sbit SO=P2^0; /* SDO */ sbit SI=P2^4; /* SDI */ sbit
www.eeworm.com/read/344198/11902588

v pda.v

module pda( // 时钟输入 clk_cpld, // 复位输入 pxa_nreset_out,// I / from CPU 复位信号 // CPU总线及控制信号 a, // I / from CPU 地址 d, // IO/ f/t CPU 数据 // CF卡信号 a_, // O / to CF 地址 d_
www.eeworm.com/read/344080/11909652

vhd uart.vhd

library IEEE; use IEEE.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity UART is port( rst : in std_logic;--复位 clk1 : in std_logic;--发送模块工作时钟 c
www.eeworm.com/read/257784/11912260

bak at24c01.c.bak

#include #include "intrins.h" #define uchar unsigned char #define uint unsigned int uchar bdata buffer; sbit SDA = P3^5; /*串行数据*/ sbit SCL = P3^4; /*串行时钟*/ sbit WP = P3^3; /
www.eeworm.com/read/257784/11912276

c at24c01.c

#include #include "intrins.h" #define uchar unsigned char #define uint unsigned int uchar bdata buffer; sbit SDA = P3^5; /*串行数据*/ sbit SCL = P3^4; /*串行时钟*/ sbit WP = P3^3; /
www.eeworm.com/read/257609/11919670

h ds1302.h

/*=======================时钟芯片管脚定义====================================*/ sbit DS1302_SCK = P0^5; sbit DS1302_DAT = P0^6; sbit DS1302_REST= P0^7; sbit ACC7 = ACC^7; sbit ACC0 = ACC^0;
www.eeworm.com/read/341974/12049894

html 00131.html

15.6 时钟控制块的作用范围和生命周期
www.eeworm.com/read/341423/12084437

cdf up3_clock.cdf

/* Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version */ JedecChain; FileRevision(JESD32A); DefaultMfr(6E); P ActionCode(Cfg) Device PartName(EP1C6Q240) Path("D:/实验5-时钟设计11/") Fil
www.eeworm.com/read/255031/12105292

vhd etester.vhd

LIBRARY IEEE; -- 2004;GWDVPB 选择模式5 USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY etester IS PORT (BCLK : IN STD_LOGIC; --标准频率时钟信号CLOCK2:P124 TCLK : IN STD_L