代码搜索:异步时序

找到约 2,563 项符合「异步时序」的源代码

代码结果 2,563
www.eeworm.com/read/11637/231963

txt 时序分析.txt

取Tdata-pcb=0.125ns,Tclk-pcb=0.125ns; input delay: SDRAM时钟sdram_clk的上升沿为launch edge,而FPGA时钟clk_100m上升沿为latch edge。那么有:-2ns
www.eeworm.com/read/17739/755051

pdf vga时序.pdf

www.eeworm.com/read/27706/867230

ppt cpu时序.ppt

www.eeworm.com/read/28693/1005143

ppt cpu时序.ppt

www.eeworm.com/read/352693/10523697

v 异步fifo.v

//下面为自然码转化为格雷码的程序: module norm??_to_gray(din,dout,EN); parameter width=8; input[width-1:0] din; output[width-1:0]; integer i; always@(din or EN) begin for(i=0,j=0;i