搜索结果

找到约 600 项符合 three-level 的查询结果

软件工程 This book is for systems architects who are interested in building security into their application

This book is for systems architects who are interested in building security into their applications. The book is designed to be useful to architects in three ways: as an introduction to security architecture, as a handbook on security issues for architecture review, and as a catalog of designs to ...
https://www.eeworm.com/dl/540/423323.html
下载: 136
查看: 1059

其他 自己写的是用于所有VC开发平台和linux平台软件开发的trace功能函数。可自定module,evel, 系统时间开关

自己写的是用于所有VC开发平台和linux平台软件开发的trace功能函数。可自定module,evel, 系统时间开关,trace开关,trace level开关,输出log 到文件,trace 存储文件的大小。。。
https://www.eeworm.com/dl/534/423696.html
下载: 115
查看: 1047

系统设计方案 R1EX24xxx series are two-wire serial interface EEPROM (Electrically Erasable and Programmable ROM).

R1EX24xxx series are two-wire serial interface EEPROM (Electrically Erasable and Programmable ROM). They realize high speed, low power consumption and a high level of reliability by employing advanced MNOS memory technology and CMOS process and low voltage circuitry technology. They also have a 128- ...
https://www.eeworm.com/dl/678/425340.html
下载: 181
查看: 1103

通讯编程文档 Abstract. The main aim of this research is to improve communication between student and teacher by u

Abstract. The main aim of this research is to improve communication between student and teacher by using the developing mobile information technologies. Implementing such technologies in education may help to develop learning environments to share the knowledge among students and increase their moti ...
https://www.eeworm.com/dl/646/425944.html
下载: 99
查看: 1069

软件工程 For a programming language, Fortran has been around a long time. It was one of the first widely use

For a programming language, Fortran has been around a long time. It was one of the first widely used 鈥渉igh-level鈥?languages, as well as the first programming language to be standardized. It is still the premier language for scientific and engineering computing applications. The purpose of this ha ...
https://www.eeworm.com/dl/540/426497.html
下载: 168
查看: 1064

通讯编程文档 The future satellite communication systems are re- quired to support the higher transmission data r

The future satellite communication systems are re- quired to support the higher transmission data rate for providing the multimedia services by employing the e铿僣ient modulation method such as multi-level QAM.
https://www.eeworm.com/dl/646/428886.html
下载: 81
查看: 1070

系统设计方案 The purpose of this project is to explore the issues and implementation of a multiple instruction st

The purpose of this project is to explore the issues and implementation of a multiple instruction stream, single data stream processor. We are running two instruction streams on two CPUs which share an address space. The processors share a second level cache, and maintain coherence at the L1 cache w ...
https://www.eeworm.com/dl/678/429180.html
下载: 180
查看: 1047

文件格式 MATLAB-based program that generates plots of input power and shaft torque for variable-frequency op

MATLAB-based program that generates plots of input power and shaft torque for variable-frequency operation of three-phase induction motors
https://www.eeworm.com/dl/639/430721.html
下载: 119
查看: 1042

其他书籍 ecos RTOS 原理介绍和应用开发The design philosophy of eCos was to augment an open-source RTOS (which meant no

ecos RTOS 原理介绍和应用开发The design philosophy of eCos was to augment an open-source RTOS (which meant no per-unit royalties) with source-level con?guration tools that would enable embedded developers to scale their RTOS from hundreds of bytes to hundreds of kilobytes without needing to manu- all ...
https://www.eeworm.com/dl/542/431069.html
下载: 50
查看: 1073

行业发展研究 The use of hardware description languages (HDLs) is becoming increasingly common for designing and

The use of hardware description languages (HDLs) is becoming increasingly common for designing and verifying FPGA designs. Behavior level description not only increases design productivity, but also provides unique advantages for design verification. The most dominant HDLs today are Verilog and VHDL ...
https://www.eeworm.com/dl/692/431778.html
下载: 45
查看: 1054