搜索结果

找到约 5,688 项符合 system verilog 的查询结果

Java编程 One-channel queuing system simulator (M/M/1) * Arrival and service times are random and distributed

One-channel queuing system simulator (M/M/1) * Arrival and service times are random and distributed exponetially. * * The simulator is time-slice-driven, i.e. the system model is being * run at discrete time points, with constant increments deltaT. * At each such time moment, program checks if a n ...
https://www.eeworm.com/dl/633/200463.html
下载: 179
查看: 1049

微处理器开发 verilog hdl编写,六段流水线CPU.程序完整

verilog hdl编写,六段流水线CPU.程序完整,功能强惊。分为多模块编写
https://www.eeworm.com/dl/655/200691.html
下载: 30
查看: 1092

VHDL/FPGA/Verilog 数字边沿鉴相器 verilog源程序

数字边沿鉴相器 verilog源程序
https://www.eeworm.com/dl/663/200835.html
下载: 149
查看: 1207

其他书籍 Verilog and VHDL状态机设计

Verilog and VHDL状态机设计,英文pdf格式 State machine design techniques for Verilog and VHDL Abstract : Designing a synchronous finite state Another way of organizing a state machine (FSM) is a common task for a digital logic only one logic block as shown in engineer. This paper will discuss a var ...
https://www.eeworm.com/dl/542/200846.html
下载: 145
查看: 1043

VHDL/FPGA/Verilog Verilog 程序例子 王金明:《Verilog HDL程序设计教程》程序例子

Verilog 程序例子 王金明:《Verilog HDL程序设计教程》程序例子,带说明。
https://www.eeworm.com/dl/663/200854.html
下载: 61
查看: 1046

VHDL/FPGA/Verilog 用verilog设计密勒解码器 一、题目: 设计一个密勒解码器电路 二、输入信号: 1. DIN:输入数据 2. CLK:频率为2MHz的方波

用verilog设计密勒解码器 一、题目: 设计一个密勒解码器电路 二、输入信号: 1. DIN:输入数据 2. CLK:频率为2MHz的方波,占空比为50% 3. RESET:复位信号,低有效 三、输入信号说明: 输入数据为串行改进密勒码,每个码元持续时间为8μs,即16个CLK时钟;数据流是由A、B、C三种信号组成; A:前8个时钟保持“1”, ...
https://www.eeworm.com/dl/663/200856.html
下载: 28
查看: 1195

行业发展研究 In this paper, we describe the development of a mobile butterfly-watching learning (BWL) system to

In this paper, we describe the development of a mobile butterfly-watching learning (BWL) system to realize outdoor independent learning for mobile learners. The mobile butterfly-watching learning system was designed in a wireless mobile ad-hoc learning environment. This is first result to provide a ...
https://www.eeworm.com/dl/692/200864.html
下载: 54
查看: 1056

其他 FHSS_DSSS_CDMA system simulation with MATLAB

FHSS_DSSS_CDMA system simulation with MATLAB
https://www.eeworm.com/dl/534/200999.html
下载: 183
查看: 1083

企业管理 This is a boiler test system,has been use in factory

This is a boiler test system,has been use in factory
https://www.eeworm.com/dl/632/201083.html
下载: 63
查看: 1107

其他嵌入式/单片机内容 This file is part of the RTX-51 Real-Time Operating System Source Package

This file is part of the RTX-51 Real-Time Operating System Source Package
https://www.eeworm.com/dl/687/201264.html
下载: 51
查看: 1075