搜索结果
找到约 82 项符合
synTHEsis 的查询结果
按分类筛选
- 全部分类
- VHDL/FPGA/Verilog (12)
- 其他书籍 (11)
- 可编程逻辑 (5)
- 系统设计方案 (4)
- 教程资料 (3)
- 电子书籍 (3)
- 其他嵌入式/单片机内容 (3)
- 其他 (3)
- 软件设计/软件工程 (3)
- matlab例程 (3)
- 技术资料 (3)
- 学术论文 (2)
- 技术书籍 (2)
- 嵌入式/单片机编程 (2)
- 微处理器开发 (2)
- VIP专区 (2)
- allegro (1)
- Genesis (1)
- Mentor (1)
- 单片机编程 (1)
- 软件工程 (1)
- Modem编程 (1)
- 文件格式 (1)
- Java编程 (1)
- DSP编程 (1)
- 通讯编程文档 (1)
- 操作系统开发 (1)
- 编译器/解释器 (1)
- BREW编程 (1)
- 单片机开发 (1)
- 数学计算 (1)
- 论文 (1)
- 笔记 (1)
- 教程 (1)
- 书籍 (1)
VHDL/FPGA/Verilog -- Booth Multiplier -- This file contains all the entity-architectures for a complete -- k-bit x k
-- Booth Multiplier
-- This file contains all the entity-architectures for a complete
-- k-bit x k-bit Booth multiplier.
-- the design makes use of the new shift operators available in the VHDL-93 std
-- this design passes the Synplify synthesis check
-- download from: www.fpga.com.cn & www.pld.com. ...
VHDL/FPGA/Verilog 波形发生器
波形发生器，带TESTBENCH，
多平台
-- the design makes use of the new shift operators available in the VHDL-93 std
-- this design passes the Synplify synthesis check
-- download from: www.fpga.com.cn & www.pld.com.cn
其他书籍 1)Learn more about the capabilities in Quartus: 2)Learn to use different design entry techniques 2
1)Learn more about the capabilities in Quartus:
2)Learn to use different design entry techniques
2)Design entry methods available within Quartus Text editor,Block diagram/schematic file editor,
Quartus interface with design entry/synthesis tools from Exemplar, Synopsys, Synplicity and Viewlogic
其他书籍 关于FPGA流水线设计的论文 This work investigates the use of very deep pipelines for implementing circuits in
关于FPGA流水线设计的论文
This work investigates the use of very deep pipelines for
implementing circuits in FPGAs, where each pipeline
stage is limited to a single FPGA logic element (LE). The
architecture and VHDL design of a parameterized integer
array multiplier is presented and also an IEEE 754
...
其他嵌入式/单片机内容 Often it is necessary to add some logical control to a MATLAB algorithm to allow the generated hardw
Often it is necessary to add some logical control to a MATLAB algorithm to allow the generated hardware to function correctly in the overall system. This lab exercise will explore how hardware control can be added to a MATLAB algorithm and synthesized using AccelDSP Synthesis.
matlab例程 Demonstrates 1-D FDTD initial state formation. Please edit the FLAGS for demonstration of different
Demonstrates 1-D FDTD initial state formation. Please edit the FLAGS for demonstration of different cases. BASED ON "1-D Digital Waveguide Modeling for Improved Sound Synthesis".
其他 -- Booth Multiplier -- This file contains all the entity-architectures for a complete -- k-bit
-- Booth Multiplier
-- This file contains all the entity-architectures for a complete
-- k-bit x k-bit Booth multiplier.
-- the design makes use of the new shift operators available in the VHDL-93 std
-- this design passes the Synplify synthesis check
matlab例程 vTools is a toolbox for Matlab 5.3 developed within the Department of Electrical Systems and A
vTools is a toolbox for Matlab 5.3 developed
within the Department of Electrical Systems and
Automation (DSEA) of the University of Pisa (Italy)
with the aim to offering to the Matlab users
(especially control engineers and control
engineering students) a completely graphical
toolbox for ...
软件设计/软件工程 The VHDL Golden Reference Guide is a compact quick reference guide to the VHDL language, its syntax,
The VHDL Golden Reference Guide is a compact quick reference guide to the VHDL language, its syntax, semantics, synthesis and application to hardware design.
其他 The GRLIB IP Library is an integrated set of reusable IP cores, designed for system-on-chip (SOC) d
The GRLIB IP Library is an integrated set of reusable IP cores, designed for system-on-chip
(SOC) development. The IP cores are centered around a common on-chip bus, and use a coherent
method for simulation and synthesis. The library is vendor independent, with support for different
CAD tools and ta ...