搜索结果
找到约 135 项符合
sub-committee 的查询结果
VHDL/FPGA/Verilog VHDL 关于2DFFT设计程序 u scinode1 ∼ scinode9.vhd: Every SCI node RTL vhdl code. The details can be
VHDL 关于2DFFT设计程序
u scinode1 &#8764 scinode9.vhd: Every SCI node RTL vhdl code. The details can be
seen in the following section.
u 2dfft.vhd: The top module includes these scinodes and form a 3x3 SCI Torus
network, and it support these sub-modules scinode1&#8764 scinode9 reset and clk
and glob ...
压缩解压 DIGITAL IMAGERY is pervasive in our world today. Consequently, standards for the efficient represen
DIGITAL IMAGERY is pervasive in our world today. Consequently,
standards for the efficient representation and
interchange of digital images are essential. To date, some of
the most successful still image compression standards have resulted
from the ongoing work of the Joint Photographic Experts
Grou ...
数据结构 一种基于二维链表的稀疏矩阵模半板类设计 A template Class of sparse matrix. Key technology: bin,2-m linked matrix. con
一种基于二维链表的稀疏矩阵模半板类设计
A template Class of sparse matrix.
Key technology: bin,2-m linked matrix.
constructors: 1.normal constuctor 2.copy constuctor. 3.assignment constructor.
Basic operator: 1. addition(sub) of two matrix
2. inverse of a matrix.
3. multiply of two matrix.
etc ...
系统设计方案 Wavelets have widely been used in many signal and image processing applications. In this paper, a ne
Wavelets have widely been used in many signal and image processing applications. In this paper, a new
serial-parallel architecture for wavelet-based image compression is introduced. It is based on a 4-tap wavelet
transform, which is realised using some FIFO memory modules implementing a pixel-level ...
其他嵌入式/单片机内容 RTEMS (Real-Time Executive for Multiprocessor Systems) is a free open source real-time operating sys
RTEMS (Real-Time Executive for Multiprocessor Systems) is a free open source real-time operating system designed for embedded systems.
The acronym RTEMS initially stood for Real-Time Executive for Missile Systems, then became Real-Time Executive for Military Systems before changing to its current m ...
系统设计方案 基本模型机的设计与实现主要内容： 设计一个较为完整的计算机、并编写一些简单的指令 基本要求： 设计器材： Dais-CMH+/CMH 计算器组成原理教学实验系统一台
基本模型机的设计与实现主要内容： 设计一个较为完整的计算机、并编写一些简单的指令
基本要求：
设计器材： Dais-CMH+/CMH 计算器组成原理教学实验系统一台，实验用扁平线、导线若干。
设计目的：
⒈ 在掌握部件单元电路实验的基础上，进一步将其组成系统地构造一台基本模型计算机。
⒉ 为其定义5条机器指令，并编写相应 ...
网络 initial working phase of the design of said editor, featuring multicasting, advanced linux keyboard
initial working phase of the design of said editor,
featuring multicasting, advanced linux keyboard handling,
sub-hierarchical expansion, and multiple cursors (similar
to the concept found in moonedit). The author respectfully requests your compliance with the GPL
中间件编程 The source code samples for chapter 2, 4, 6, and 8 are contained in the EvenChapters project. Those
The source code samples for chapter 2, 4, 6, and 8 are contained in the
EvenChapters project. Those chapters all reference various aspects of this single project.
The source code for the BullsEye control (chapter 10 example) is in the BullEyeCtl project.
The source samples for the other chapters a ...
其他 The Hardware folder contains the following files:- 1) Sram_Interface.bit -----------------> Bi
The Hardware folder contains the following files:-
1) Sram_Interface.bit -----------------> Bitstream File
2) Sram_Interface.ucf -----------------> UCF File
3) Sram_Interface.vhd -----------------> Main Entity
4) Sram_Interface_tb.vhd ------------> Test Bench
5) SRAM_RD_WR.vhd ------------> S ...
邮电通讯系统 Simulation of a transmitter implementingthe OFDM transmission chain with QPSK modulation on each su
Simulation of a transmitter implementingthe OFDM transmission chain with QPSK modulation
on each sub-carrier