搜索结果
找到约 1,235 项符合
soft-input 的查询结果
Java编程 J2ME CANVAS INPUT IN CHINESE
J2ME CANVAS INPUT IN CHINESE
数值算法/人工智能 Batch version of the back-propagation algorithm. ％ Given a set of corresponding input-output pairs
Batch version of the back-propagation algorithm.
％ Given a set of corresponding input-output pairs and an initial network
％ [W1,W2,critvec,iter]=batbp(NetDef,W1,W2,PHI,Y,trparms) trains the
％ network with backpropagation.
％
％ The activation functions must be either linear or tanh. The network
...
matlab例程 数值计算牛顿迭代法的matlab源程序 说明如下： ％fun----input,the part as the form of f(x) in the equation f(x)=0 ％ ini
数值计算牛顿迭代法的matlab源程序
说明如下：
％fun----input,the part as the form of f(x) in the equation f(x)=0
％ ini----input,sets the starting point to ini
％ err----input,sets admissible error
％ sol----output,returns the root of equation
数学计算 数值分析高斯——列主元消去法主程序 说明如下： ％ a----input,matrix of coefficient ％ b----input,right vector ％ sol----o
数值分析高斯——列主元消去法主程序
说明如下：
％ a----input,matrix of coefficient
％ b----input,right vector
％ sol----output,returns the solution of linear equation
VHDL/FPGA/Verilog verilog code 16-bit carry look-ahead adder output [15:0] sum // 相加總和 output carryout // 進位 input
verilog code
16-bit carry look-ahead adder
output [15:0] sum // 相加總和
output carryout // 進位
input [15:0] A_in // 輸入A
input [15:0] B_in // 輸入B
input carryin // 第一級進位 C0
VHDL/FPGA/Verilog verilog code array_multiplier output [7:0] product input [3:0] wire_x input [3:0] wire_y
verilog code
array_multiplier
output [7:0] product
input [3:0] wire_x
input [3:0] wire_y
VHDL/FPGA/Verilog verilog code radix-2 SRT divider input [7:0]Dividend input [3:0]Divisor output [4:0]Quotient
verilog code
radix-2 SRT divider
input [7:0]Dividend
input [3:0]Divisor
output [4:0]Quotient
output [8:0]Remainder
数学计算 This program produces a Frequency Domain display from the Time Domain * data input using the Fast
This program produces a Frequency Domain display from the Time Domain
* data input using the Fast Fourier Transform.
文章/文档 Overview Input Clock = 24Mhz Preview VGA 15fps @ 60Hz VGA 12.5fps @ 50Hz Capture VGA 15fps @ 60H
Overview
Input Clock = 24Mhz
Preview VGA 15fps @ 60Hz
VGA 12.5fps @ 50Hz
Capture VGA 15fps @ 60Hz
VGA 12.5fps @ 50Hz
Output Format YCbCr 4:2:2 (ITU 656)
YCbCr to RGB conversion
R = Y + (351*(Cr – 128)) >> 8
G = Y – (179*(Cr – 128) + 86*(Cb – 128))>>8
B = Y + (443*(Cb – 128)) >> 8 ...
其他 编写input()和output()函数输入
编写input()和output()函数输入，输出5个学生的数据记录，主要练习使用这两个函数