搜索结果
找到约 680 项符合
second-Level 的查询结果
系统设计方案 R1EX24xxx series are two-wire serial interface EEPROM (Electrically Erasable and Programmable ROM).
R1EX24xxx series are two-wire serial interface EEPROM (Electrically Erasable and Programmable
ROM). They realize high speed, low power consumption and a high level of reliability by employing
advanced MNOS memory technology and CMOS process and low voltage circuitry technology. They
also have a 128- ...
通讯编程文档 Abstract. The main aim of this research is to improve communication between student and teacher by u
Abstract. The main aim of this research is to improve communication between student and teacher by using the developing mobile information technologies. Implementing such technologies in education may help to develop learning environments to share the knowledge among students and increase their moti ...
软件工程 For a programming language, Fortran has been around a long time. It was one of the first widely use
For a programming language, Fortran has been around a long time. It was one
of the first widely used 鈥渉igh-level鈥?languages, as well as the first
programming language to be standardized. It is still the premier language for
scientific and engineering computing applications.
The purpose of this ha ...
通讯编程文档 The future satellite communication systems are re- quired to support the higher transmission data r
The future satellite communication systems are re-
quired to support the higher transmission data rate
for providing the multimedia services by employing
the e铿僣ient modulation method such as multi-level
QAM.
其他嵌入式/单片机内容 This is an interface program for flip flop emulation. At first pulse at the input pin the apropriate
This is an interface program for flip flop emulation. At first pulse at the input pin the apropriate output will latch and at the second pulse will release. Very short and efficient program
VHDL/FPGA/Verilog This project features a complete JPEG Hardware Compressor (standard Baseline DCT, JFIF header) with
This project features a complete JPEG Hardware Compressor (standard Baseline DCT, JFIF header) with 2:1:1 subsampling, able to compress at a rate of up to 24 images per second (on XC2V1000-4 @ 40 MHz with resolution 352x288).
Image resolution is not limited. It takes an RGB input (row-wise) and outp ...
其他书籍 ecos RTOS 原理介绍和应用开发The design philosophy of eCos was to augment an open-source RTOS (which meant no
ecos RTOS 原理介绍和应用开发The design philosophy of eCos was to augment an open-source RTOS (which meant no
per-unit royalties) with source-level con?guration tools that would enable embedded developers
to scale their RTOS from hundreds of bytes to hundreds of kilobytes without needing to manu-
all ...
行业发展研究 The use of hardware description languages (HDLs) is becoming increasingly common for designing and
The use of hardware description languages (HDLs) is becoming
increasingly common for designing and verifying FPGA designs.
Behavior level description not only increases design productivity, but also
provides unique advantages for design verification. The most dominant
HDLs today are Verilog and VHDL ...
软件设计/软件工程 This document specifies a subset of the C programming language which is intended to be suitable for
This document specifies a subset of the C programming language which is intended to be suitable
for embedded automotive systems up to and including safety integrity level 3 (as defined in the
MISRA Guidelines). It contains a list of rules concerning the use of the C programming language
together wit ...
JavaScript This project developed in java leads us to realize a flight reservation system in order to emulate d
This project developed in java leads us to realize a flight reservation system in order to emulate databases containing the structures for the flight and for the booking. These bases extend the List interface and implements additional search鈥檚 methods.
Two interfaces provide an access to this syst ...