搜索结果

随着电子技术的不断发展，各种智能核仪器逐步走向自动化、智能化、数字化和便携式的方向发展。针对传统的多道脉冲幅度分析器体积大，人机交互不友好，不方便现场分析等的缺陷[5]。新型的高速、集成度高、界面友好的多道脉冲幅度分析器的陆续出现填补了这一缺点。 随着电子技术的发展，以ARM为核的处理器技术的应用领域不断 ...

■ High Performance, Low Power AVR® 8-Bit Microcontroller ■ Advanced RISC Architecture –120 Powerful Instructions – Most Single Clock Cycle Execution –32 x 8 General Purpose Working Registers –Fully Static Operation

比例-积分-微分（PID）是过程控制中最常用的一种控制算法。算法简单而且容易理解，应用十分广泛。但由于应用领域的不同，功能上差别很大，系统的控制要求及关心的控制对象也不相同。数字PID控制比连续PID控制更为优越，因为计算机程序的灵活性，很容易克服连续PID控制中存在的问题，经修正而得到更完善的数字PID算法。本文 ...

软件无线电(SDR，Software Defined Radio)由于具备传统无线电技术无可比拟的优越性，已成为业界公认的现代无线电通信技术的发展方向。理想的软件无线电系统强调体系结构的开放性和可编程性，减少灵活性著的硬件电路，把数字化处理(ADC和DAC)尽可能靠近天线，通过软件的更新改变硬件的配置、结构和功能。目前，直接对射频(RF ...

BGA布线指南 BGA CHIP PLACEMENT AND ROUTING RULE BGA是PCB上常用的组件，通常CPU、NORTH BRIDGE、SOUTH BRIDGE、AGP CHIP、CARD BUS CHIP…等，大多是以bga的型式包装，简言之，80﹪的高频信号及特殊信号将会由这类型的package内拉出。因此，如何处理BGA package的走线，对重要信号会有很大的影响。 通常环绕在BGA附近 ...

This application note is intended for system designers who require a hardware implementation overview of the development board features such as the power supply, the clock management, the reset control, the boot mode settings and the debug management. It shows how to use the High-density and Medium- ...

英文描述： Synchronous Up/Down Decade Counters(single clock line) 中文描述： 同步向上/向下十年计数器（单时钟线）

Abstract: This application note describes how sampling clock jitter (time interval error or "TIE jitter") affectsthe performance of delta-sigma digital-to-analog converters (DACs). New insights explain the importanceof separately specifying low-frequency (< 2x passband frequency) and high-frequenc ...

With more and more multi-frequency clocks being used in today's chips, especially in the communications field, it is often necessary to switch the source of a clock line while the chip is running.

Many applications require a clock signal to be synchronous, phase-locked, or derived fromanother signal, such as a data signal or another clock. This type of clock circuit is important in