搜索结果
找到约 1,036 项符合
pci express 的查询结果
按分类筛选
VHDL/FPGA/Verilog 基于xilinx vierex5得pci express dma设计实现。
基于xilinx vierex5得pci express dma设计实现。
电子书籍 mini pci express datasheet
mini pci express datasheet
嵌入式/单片机编程 FEATURES • 16 bit PIPE Spec PCI Express Testbench • Link training • Initial Flo
FEATURES
&#8226 16 bit PIPE Spec PCI Express Testbench
&#8226 Link training
&#8226 Initial Flow Control
&#8226 Packet Classes for easy to build PHY,DLLP and TLP packets
&#8226 DLLP 16 bit CRC and TLP LCRC generation
&#8226 Sequence Number generation and checking
&#8226 ACK TLP packets
&#8226 ...
其他行业 PCI-Express Lane Test Utility. Validates negotiated lane capability registers, returns error codes,
PCI-Express Lane Test Utility. Validates negotiated lane capability registers, returns error codes, supports multiple vendor/device ID s
VHDL/FPGA/Verilog This paper describes a bus mastering implementation of the PCI Express protocol using a Xilinx FPGA.
This paper describes a bus mastering implementation of the PCI Express protocol using a Xilinx FPGA. While the theoretical peak performance of PCI Express is quite high, attaining that performance is a complex endeavor on top of an already complex protocol. The implementation is described and its pe ...
技术资料 PCI Express CEM Revision 4.0
PCIE CEM规范：PCI Express CEM Revision 4.0
技术资料 设计的带嵌入式收发器的Gen1×1硬核IP的 PCI Express IP编译器
在Cyclone IV GX收发器入门套件上,设计带嵌入式收发器的Gen1×1硬核IP的 PCI Express IP编译器。.rar
技术资料 ANSI-VITA 46.4 PCI Express on the VPX
ANSI-VITA 46.4 PCI Express on the VPX ‘ANSI-VITA 46.4 PCI Express on the VPX’
模拟电子 PCI ExpressTM Architecture
PCI ExpressTM Architecture
Add-in Card Compliance Checklist for the PCI Express Base 1.0a SpecificationThe PCI Special Interest Group disclaims all warranties and liability for the use of this document and the information contained herein and assumes no responsibility for any errors that may appear ...
PCB相关 pci e PCB设计规范
This document provides practical, common guidelines for incorporating PCI Express interconnect
layouts onto Printed Circuit Boards (PCB) ranging from 4-layer desktop baseboard designs to 10-
layer or more server baseboard designs. Guidelines and constraints in this document are intended
for use on b ...