搜索：parallel output

找到约 896 项符合「parallel output」的查询结果

结果 896
热门搜索： STM32 FPGA PCB设计 电路图 51单片机 嵌入式 Arduino MATLAB Verilog Python
相关度 上传时间 下载量 查看数
共 896 条结果
按分类筛选
显示更多分类
https://www.eeworm.com/dl/653/320009.html 嵌入式Linux

Free 8051 asm compiler for linux new host platforms: Win32 and Linux macro processing dramatica

Free 8051 asm compiler for linux new host platforms: Win32 and Linux macro processing dramatically improved conditional assembly output in Intel-HEX or OMF-51 format 37 new MCU files documentation in both ASCII and HTML format numberless small extensions and improvements b ...
下载 146
·
查看 1170
https://www.eeworm.com/dl/641/492905.html 数学计算

svd 算法代码 This directory contains instrumented SVDPACKC Version 1.0 (ANSI-C) programs for compiling

svd 算法代码 This directory contains instrumented SVDPACKC Version 1.0 (ANSI-C) programs for compiling within the "svdrun" script. The "svdsum" script can be run after all output files of the form <dataset>.outN, where N=1,2,... have been produced by svdrun. more details please ...
下载 69
·
查看 1106
https://www.eeworm.com/dl/571/21189.html 模拟电子

利用数字电位器调整并校准升压型DC-DC转换器

The purpose of this application note is to show an example of how a digital potentiometer can be used in thefeedback loop of a step-up DC-DC converter to provide calibration and/or adjustment of the output voltage.The example circuit uses a MAX5025 step-up DC-DC converter (capa ...
下载 163
·
查看 1175
https://www.eeworm.com/dl/fpga/doc/32600.html 教程资料

XAPP806 -决定DDR反馈时钟的最佳DCM相移

This application note describes how to build a system that can be used for determining theoptimal phase shift for a Double Data Rate (DDR) memory feedback clock. In this system, theDDR memory is controlled by a controller that attaches to either the OPB or PLB and is used inan ...
下载 125
·
查看 1130
https://www.eeworm.com/dl/kbcluoji/40078.html 可编程逻辑

XAPP806 -决定DDR反馈时钟的最佳DCM相移

This application note describes how to build a system that can be used for determining theoptimal phase shift for a Double Data Rate (DDR) memory feedback clock. In this system, theDDR memory is controlled by a controller that attaches to either the OPB or PLB and is used inan ...
下载 52
·
查看 1062
https://www.eeworm.com/dl/929296.html 技术资料

基于LM3402的LED调光电路设计

The board can be optimized for a 230 V (AC) (50 Hz) or for a 120 V (AC) (60 Hz) mains source. Besides the mains voltage optimization, the board is designed to work with multiple high power LEDs with a total working voltage of between 9 V and 23 V. The output current can be limi ...
下载 3
·
查看 9502
https://www.eeworm.com/dl/829668.html 技术资料

PW1555-2.0.pdf规格书

PW1555 is a programmable current limit switch with input voltage range selection and outputvoltage clamping. Extremely low RDS(ON) of the integrated protection N-channel FET helps toreduce power loss during the normal operation. Programmable soft-start time controls the slew rate ...
下载 6
·
查看 9995
https://www.eeworm.com/dl/571/21192.html 模拟电子

加载,感应DAC应用

Abstract: This article discusses application circuits for Maxim force/sense digital-to-analog converters (DACs). Applications include:selectable fixed-gain DAC, programmable gain DAC, photodiode bias control, amperometric sensor control, digitally programmablecurrent source, Ke ...
下载 89
·
查看 1054
https://www.eeworm.com/dl/505/24321.html 电源技术

多相DC/DC控制器精度和带宽限制

  Speed and accuracy don’t always go hand-in-handin DC/DC converter systems—that is, until now. TheLTC3811 is a dual output, fi xed frequency current modeDC/DC switching regulator controller designed for one oftoday’s most demanding power supply applica ...
下载 70
·
查看 1068
https://www.eeworm.com/dl/692/193698.html 行业发展研究

This paper addresses the issues relating to the enforcement of robust stability when implementing t

This paper addresses the issues relating to the enforcement of robust stability when implementing the Adaptive Inverse Control (AIC) scheme. In this scheme, an adaptive FIR filter is added to a closed-loop system in order to reduce the output error caused by external disturbances ...
下载 62
·
查看 1076