搜索:parallel interface

找到约 1,380 项符合「parallel interface」的查询结果

结果 1,380
按分类筛选
显示更多分类
https://www.eeworm.com/dl/648/439581.html 单片机开发

driver to interface AVR chip with USB port, compile with WinAVR, very cool

driver to interface AVR chip with USB port, compile with WinAVR, very cool
下载 170
·
查看 1096
https://www.eeworm.com/dl/661/371787.html FlashMX/Flex源码

SD 2.0 Memory Controller SD Bus Interface SD Controller Logic NAND Flash Controller

SD 2.0 Memory Controller SD Bus Interface SD Controller Logic NAND Flash Controller
下载 95
·
查看 1093
https://www.eeworm.com/dl/663/411765.html VHDL/FPGA/Verilog

XILINX memory interface generator. XILINX的外部存储器接口。

XILINX memory interface generator. XILINX的外部存储器接口。
下载 39
·
查看 1384
https://www.eeworm.com/dl/619/380990.html Linux/Unix编程

sqlite C++ wrapper 1.3.1,It provides a C++ interface to access sqlite database.

sqlite C++ wrapper 1.3.1,It provides a C++ interface to access sqlite database.
下载 99
·
查看 1140
https://www.eeworm.com/dl/678/425340.html 系统设计方案

R1EX24xxx series are two-wire serial interface EEPROM (Electrically Erasable and Programmable ROM).

R1EX24xxx series are two-wire serial interface EEPROM (Electrically Erasable and Programmable ROM). They realize high speed, low power consumption and a high level of reliability by employing advanced MNOS memory technology and CMOS process and low voltage circuitry technology. T ...
下载 181
·
查看 1142
https://www.eeworm.com/dl/534/425940.html 其他

QAM module to use in Java with an easy interface and powerful performance

QAM module to use in Java with an easy interface and powerful performance
下载 85
·
查看 1067
https://www.eeworm.com/dl/661/395566.html FlashMX/Flex源码

Update Jedec Specification Common Flash Interface (CFI) JESD68.01 (Minor Revision to JESD68, Sept

Update Jedec Specification Common Flash Interface (CFI) JESD68.01 (Minor Revision to JESD68, September 1999)
下载 182
·
查看 1154
https://www.eeworm.com/dl/655/336957.html 微处理器开发

MSP-FET430P140 Demo - USART0, SPI Interface to HC165/164 Shift Registers Description: Demonstrate

MSP-FET430P140 Demo - USART0, SPI Interface to HC165/164 Shift Registers Description: Demonstrate USART0 in two-way SPI mode. Data are read from an HC165, and same data written back to the HC164. ACLK = n/a MCLK = SMCLK = default DCO = UCLK0 = DCO/2 * USART0 control bits are in ...
下载 82
·
查看 1066
https://www.eeworm.com/dl/663/469162.html VHDL/FPGA/Verilog

This is UART Receiver interface C code Tested on Sparton 3 xilinx FPGA.

This is UART Receiver interface C code Tested on Sparton 3 xilinx FPGA.
下载 167
·
查看 1123
https://www.eeworm.com/dl/663/469163.html VHDL/FPGA/Verilog

This is UART Transmitter interface C code Tested on Sparton 3 xilinx FPGA.

This is UART Transmitter interface C code Tested on Sparton 3 xilinx FPGA.
下载 159
·
查看 1100