搜索结果

找到约 1,698 项符合 or 的查询结果

按分类筛选

显示更多分类

可编程逻辑 Xilinx UltraScale:新一代架构满足您的新一代架构需求(EN)

  中文版详情浏览:http://www.elecfans.com/emb/fpga/20130715324029.html   Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture    The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class ...
https://www.eeworm.com/dl/kbcluoji/38746.html
下载: 98
查看: 1049

可编程逻辑 PCB Design Considerations and Guidelines for 0.4mm and 0.5mm WLPs

Abstract: Using a wafer-level package (WLP) can reduce the overall size and cost of your solution.However when using a WLP IC, the printed circuit board (PCB) layout can become more complex and, ifnot carefully planned, result in an unreliable design. This article presents some PCB designconsidera ...
https://www.eeworm.com/dl/kbcluoji/38883.html
下载: 89
查看: 1067

可编程逻辑 采用TÜV认证的FPGA开发功能安全系统

This white paper discusses how market trends, the need for increased productivity, and new legislation have accelerated the use of safety systems in industrial machinery. This TÜV-qualified FPGA design methodology is changing the paradigms of safety designs and will greatly reduce development e ...
https://www.eeworm.com/dl/kbcluoji/39304.html
下载: 144
查看: 1063

可编程逻辑 Analog Solutions for Altera FPGAs

Designing withProgrammable Logicin an Analog WorldProgrammable logic devices revolutionizeddigital design over 25 years ago,promising designers a blank chip todesign literally any function and programit in the field. PLDs can be low-logicdensity devices that use nonvolatilesea-of-gates cells calle ...
https://www.eeworm.com/dl/kbcluoji/39953.html
下载: 96
查看: 1027

可编程逻辑 Analog Solutions for Xilinx FPGAs

Designing withProgrammable Logicin an Analog WorldProgrammable logic devicesrevolutionized digital design over 25years ago, promising designers a blankchip to design literally any functionand program it in the field. PLDs canbe low-logic density devices that usenonvolatile sea-of-gates cells calle ...
https://www.eeworm.com/dl/kbcluoji/39954.html
下载: 150
查看: 1048

可编程逻辑 XAPP452-Spartan-3高级配置架构

This application note provides a detailed description of the Spartan™-3 configurationarchitecture. It explains the composition of the bitstream file and how this bitstream isinterpreted by the configuration logic to program the part. Additionally, a methodology ispresented that will guide th ...
https://www.eeworm.com/dl/kbcluoji/40052.html
下载: 63
查看: 1033

可编程逻辑 XAPP444 - CPLD配件,技巧和窍门

Most designers wish to utilize as much of a device as possible in order to enhance the overallproduct performance, or extend a feature set. As a design grows, inevitably it will exceed thearchitectural limitations of the device. Exactly why a design does not fit can sometimes bedifficult to determ ...
https://www.eeworm.com/dl/kbcluoji/40063.html
下载: 59
查看: 1058

可编程逻辑 XAPP440 - Xilinx CPLD的上电性能

Applying power to a standard logic chip, SRAM, or EPROM, usually results in output pinstracking the applied voltage as it rises. Programmable logic attempts to emulate that behavior,but physics forbids perfect emulation, due to the device programmability. It requires care tospecify the pin behavio ...
https://www.eeworm.com/dl/kbcluoji/40065.html
下载: 164
查看: 1030

可编程逻辑 Virtex-6 FPGA PCB设计手册

Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the developmentof designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit theDocumentation in ...
https://www.eeworm.com/dl/kbcluoji/40076.html
下载: 90
查看: 1036

可编程逻辑 XAPP806 -决定DDR反馈时钟的最佳DCM相移

This application note describes how to build a system that can be used for determining theoptimal phase shift for a Double Data Rate (DDR) memory feedback clock. In this system, theDDR memory is controlled by a controller that attaches to either the OPB or PLB and is used inan embedded microproces ...
https://www.eeworm.com/dl/kbcluoji/40078.html
下载: 52
查看: 1028