搜索结果

找到约 943 项符合 one-dimensional 的查询结果

人工智能/神经网络 LIBSVM源码。LIBSVM 是台湾大学林智仁(Chih-Jen Lin)博士等开发设计的一个操作简单、 易于使用、快速有效的通用SVM 软件包

LIBSVM源码。LIBSVM 是台湾大学林智仁(Chih-Jen Lin)博士等开发设计的一个操作简单、 易于使用、快速有效的通用SVM 软件包,可以解决分类问题(包括C- SVC、 n - SVC )、回归问题(包括e - SVR、n - SVR )以及分布估计(one-class-SVM ) 等问题,提供了线性、多项式、径向基和S形函数四种常用的核函数供选择,可以有 ...
https://www.eeworm.com/dl/650/351022.html
下载: 121
查看: 2013

VC书籍 The OpenGL graphics system is a software interface to graphics hardware. (The GL stands for Graphics

The OpenGL graphics system is a software interface to graphics hardware. (The GL stands for Graphics Library.) It allows you to create interactive programs that produce color images of moving three-dimensional objects.
https://www.eeworm.com/dl/686/352159.html
下载: 162
查看: 1030

Linux/Unix编程 This GTK+ version 2.12.3. GTK+ is a multi-platform toolkit for creating graphical user interfaces.

This GTK+ version 2.12.3. GTK+ is a multi-platform toolkit for creating graphical user interfaces. Offering a complete set of widgets, GTK+ is suitable for projects ranging from small one-off projects to complete application suites.
https://www.eeworm.com/dl/619/353751.html
下载: 188
查看: 1043

matlab例程 外国人开发的电磁时域有限差分方法工具包 Electromagnetic Finite-Difference Time-Domain (EmFDTD) is a basic two-dimensio

外国人开发的电磁时域有限差分方法工具包 Electromagnetic Finite-Difference Time-Domain (EmFDTD) is a basic two-dimensional FDTD code developed at the School of Electrical Engineering, Sharif University of Technology. This code has been written based on the standard Yee s FDTD algorithm. Applicati ...
https://www.eeworm.com/dl/665/353892.html
下载: 97
查看: 1102

网络 Libnet is a generic networking API that provides access to several protocols. It is not designed as

Libnet is a generic networking API that provides access to several protocols. It is not designed as a all in one solution to networking. Currently many features that are common in some network protocols are not available with Libnet, such as streaming via TCP/IP. We feel that Libnet should not provi ...
https://www.eeworm.com/dl/635/355700.html
下载: 97
查看: 1068

企业管理 Joomla 收费插件:企业客户管理系统。 Our suite of components and tools are architected and programmed specifical

Joomla 收费插件:企业客户管理系统。 Our suite of components and tools are architected and programmed specifically for Joomla, the award winning CMS. jForce will provide you with: jAccounts – for your invoicing and billing needs jContacts – a new way to manage your sales funnel and business lead ...
https://www.eeworm.com/dl/632/356569.html
下载: 144
查看: 1056

Delphi控件源码 内存管理程序

内存管理程序,功能与FASTMM相似,PLEASE NOTE: There are two ways to install BigBrain. You may use the memory manager code natively compiled into your EXE or you can use an included external DLL which will allow you to share memory across multiple DLLs with one central place for memory management. U ...
https://www.eeworm.com/dl/666/356842.html
下载: 164
查看: 1051

其他 The MAX481E, MAX483E, MAX485E, MAX487E–MAX491E, and MAX1487E are low-power transceivers for RS-485

The MAX481E, MAX483E, MAX485E, MAX487E–MAX491E, and MAX1487E are low-power transceivers for RS-485 and RS-422 communications in harsh environments. Each driver output and receiver input is protected against ±15kV electrostatic discharge (ESD) shocks, without latchup. These parts contain one driver ...
https://www.eeworm.com/dl/534/358029.html
下载: 41
查看: 1048

单片机开发 Generating Fractals with SSE/SSE2 You probably have heard about fractals before. They are beautiful

Generating Fractals with SSE/SSE2 You probably have heard about fractals before. They are beautiful pictures such as the one shown above. Any fractal can be described using iterative formulas. So you can generate a fractal by evaluating these formulas and finding the color of each pixel. That is a l ...
https://www.eeworm.com/dl/648/361692.html
下载: 172
查看: 1257

VHDL/FPGA/Verilog Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift ...
https://www.eeworm.com/dl/663/361747.html
下载: 164
查看: 1055