搜索结果
找到约 1,375 项符合
one-chip 的查询结果
汇编语言 IO 驱动 LCD , *** *** *** *** *** *** *** *** FILE NAME: IO_LCD MCU: HT46R22 MASK OPTION: WAKE-U
IO 驱动 LCD , *** *** *** *** *** *** *** ***
FILE NAME: IO_LCD
MCU: HT46R22
MASK OPTION: WAKE-UP: PA6,PA7
PULL-HIGH: PA,PB,PC
IIC: DISABLE
PFD: DISABLE
PWM: DISABLE
WDT: ENABLE
CLRWDT: ONE
WDT CLOCK SOURCE: T1
WDT TIME OUT SELECT: WDT CLOCK SOURCE/32768
LVR: DISABLE
OSC: CRYSTAL
SYSVO ...
其他 Yet another Java implementation for the addictive Minesweeper game. This game comes with a number of
Yet another Java implementation for the addictive Minesweeper game. This game comes with a number of options unavailable in Windows s version, such as allowing more than one mines in a square.
其他 Avalon Interface Specification,The Avalon interface specification is designed to accommodate periphe
Avalon Interface Specification,The Avalon interface specification is designed to accommodate peripheral development for the system-on-a-programmable-chip (SOPC) environment. The specification provides peripheral designers with a basis for describing the address-based read/write interface found on ma ...
其他 An AHB system is made of masters slaves and interconnections. A general approach to include all poss
An AHB system is made of masters slaves and interconnections. A general approach to include all possible "muxed" implementation of multi layered AHB systems and arbitrated AHB ones can be thought as an acyclic graph where every source node is a master, every destination node is a slave and every int ...
软件设计/软件工程 In a preemptive priority based RTOS, priority inversion problem is among the major sources of deadl
In a preemptive priority based RTOS, priority inversion
problem is among the major sources of deadline
violations. Priority inheritance protocol is one of the
approaches to reduce priority inversion. Unfortunately,
RTOS like uC/OS can’t support priority inheritance
protocol since it does not allow ...
VHDL/FPGA/Verilog 一个verilog语言描写的同步fifo,包括:Fifo using declared registers for storage和Fifo using (model of) standard mem
一个verilog语言描写的同步fifo,包括:Fifo using declared registers for storage和Fifo using (model of) standard memory chip for storage.两种方式,包含testbench
其他书籍 As the Hardware Description Language (HDL) enhancement activities have increased over the past year,
As the Hardware Description Language (HDL) enhancement activities have increased over the past year, so too has the complexity in determining which language(s) are the best tools for designers and organizations to continue using or to adopt. Many designers and organizations are contemplating whether ...
其他书籍 As the Hardware Description Language (HDL) enhancement activities have increased over the past year,
As the Hardware Description Language (HDL) enhancement activities have increased over the past year, so too has the complexity in determining which language(s) are the best tools for designers and organizations to continue using or to adopt. Many designers and organizations are contemplating whether ...
其他 FuncPlotter is a combined Java application and applet for displaying two-dimensional plots of explic
FuncPlotter is a combined Java application and applet for displaying two-dimensional plots of explicit functions in one variable (ie, FuncPlotter plots functions of the form y = f(x), where f(x) is composed from common mathematical operators).
Delphi控件源码 LCDScreen is a couple of Delphi component which simulate a dot-LCD multilines screen. It is fully c
LCDScreen is a couple of Delphi component which simulate a dot-LCD multilines screen.
It is fully customizable and has animation and special effects capabilities for the displayed text.
TLCDScreen is the display component and TLCDAnimator the animation one.
Both have build-in Property editor making ...