搜索结果

找到约 1,375 项符合 one-chip 的查询结果

matlab例程 This package is a free collection of Matlab routines for computing wave atom transforms in one, two

This package is a free collection of Matlab routines for computing wave atom transforms in one, two and three dimensions.
https://www.eeworm.com/dl/665/411796.html
下载: 33
查看: 1076

Windows CE Sample codes to change orientation using 3-Axis accel. chip, SMB380

Sample codes to change orientation using 3-Axis accel. chip, SMB380
https://www.eeworm.com/dl/674/412695.html
下载: 128
查看: 1015

微处理器开发 handshake checker and it is used in the design of USB or other material ,it is a simple one on the a

handshake checker and it is used in the design of USB or other material ,it is a simple one on the acadimic level
https://www.eeworm.com/dl/655/413322.html
下载: 21
查看: 1070

文件格式 hunix chip, HDM8513A DVB/DSS frontend

hunix chip, HDM8513A DVB/DSS frontend
https://www.eeworm.com/dl/639/413615.html
下载: 57
查看: 1022

文件格式 hunix chip, HDM8515 DVB/DSS frontend

hunix chip, HDM8515 DVB/DSS frontend
https://www.eeworm.com/dl/639/413617.html
下载: 166
查看: 1038

数据结构 The Bit Array structure provides a compacted arrays of Booleans, with one bit for each Boolean value

The Bit Array structure provides a compacted arrays of Booleans, with one bit for each Boolean value. A 0 [1] bit corresponds to the Boolean value false [true], respectively. We can look at a stream of bytes as a stream of bits each byte contains 8 bits, so any n bytes hold n*8 bits. And the operat ...
https://www.eeworm.com/dl/654/414286.html
下载: 201
查看: 1037

VHDL/FPGA/Verilog Serial UART open source core. The design is engineered for use as a stand alone chip or for use with

Serial UART open source core. The design is engineered for use as a stand alone chip or for use with other of our cores. The reason for developing the Serial UART core is the fact, that asynchronous serial communication is very common that almost every machine understands it.Also, for OCRP-1, we nee ...
https://www.eeworm.com/dl/663/414311.html
下载: 85
查看: 1088

VHDL/FPGA/Verilog MCPU is a minimal cpu aimed to fit into a 32 Macrocell CPLD - one of the smallest available programm

MCPU is a minimal cpu aimed to fit into a 32 Macrocell CPLD - one of the smallest available programmable logic devices. While this CPU is not powerful enough for real world applications it has proven itself as a valuable educational tool. The source code is just a single page and easily understood. ...
https://www.eeworm.com/dl/663/414314.html
下载: 102
查看: 1076

微处理器开发 User manual for S3C6400X chip.

User manual for S3C6400X chip.
https://www.eeworm.com/dl/655/414964.html
下载: 177
查看: 1031

微处理器开发 Schematic of the SMDK6400 Evaluation Board for the S3C6400 chip.

Schematic of the SMDK6400 Evaluation Board for the S3C6400 chip.
https://www.eeworm.com/dl/655/414965.html
下载: 44
查看: 1043