搜索结果
找到约 1,144 项符合
multi-Digital 的查询结果
汇编语言 Test program to loop on Successive Approximation A-to-D conversion. Allows digital codes and resul
Test program to loop on Successive Approximation A-to-D conversion.
Allows digital codes and resulting DAC output to be viewed on scope.
其他 Various routines that simulate or compute aspects of digital communication systems
Various routines that simulate or compute aspects of digital communication systems
VHDL/FPGA/Verilog Digital Clock in Assembly 我的一个大学满分VHDL作品
Digital Clock in Assembly
我的一个大学满分VHDL作品，数字石英钟的模拟程序。
其他 book:simulation and softeware radiao for mibole code:psk-based digital transmission schemes ofdm
book:simulation and softeware radiao for mibole
code:psk-based digital transmission schemes
ofdm transmission technology
cdma transmission technology
multiple access protocals
cellular telecommunication systems
电子书籍 Digital cellular telecommunications system (Phase 2+) AT command set for GSM Mobile Equipment (ME)
Digital cellular telecommunications system (Phase 2+)
AT command set for GSM Mobile Equipment (ME)
(GSM 07.07 version 7.4.0 Release 1998)
VHDL/FPGA/Verilog advanced digital design with the verilog hdl
advanced digital design with the verilog hdl
单片机开发 MODE_Switch1Processing multi-interrupt request needs to set the priority of these interrupt requests
MODE_Switch1Processing multi-interrupt request needs to set the priority of these interrupt requests.
The IRQ flags of the 7 interrupt are controlled by the interrupt event occurring. But the
IRQ flag set doesn t mean the system to execute the interrupt vector. The IRQ flags can be
triggered by the ...
通讯编程文档 Study of Digital Modulation Schemes using DDS
Study of Digital Modulation Schemes using DDS
邮电通讯系统 关于Digital Signal Process中FIR
关于Digital Signal Process中FIR ， IIR滤波器的设计与实现
VHDL/FPGA/Verilog My thesis entitled "fpga digital clock," immature, to enlighten
My thesis entitled "fpga digital clock," immature, to enlighten