搜索结果

找到约 12,167 项符合 mp-a 的查询结果

教程资料 This brief introduce a kind of the framework construction to materialize the system. And an example

This brief introduce a kind of the framework construction to materialize the system. And an example was given with the discussion on the performence.
https://www.eeworm.com/dl/fpga/doc/18037.html
下载: 191
查看: 1063

教程资料 this is a sample about usb out transmission

this is a sample about usb out transmission,it s default installation is D:\\RedLogic\\RCII_samples, and the software environment is quatrusII 5.0,it is usefull for studying hardware and usb.
https://www.eeworm.com/dl/fpga/doc/18299.html
下载: 186
查看: 1101

教程资料 一篇关于CORDIC的文章A survey of CORDIC algorithms for FPGA based computers

一篇关于CORDIC的文章A survey of CORDIC algorithms for FPGA based computers
https://www.eeworm.com/dl/fpga/doc/18505.html
下载: 175
查看: 1085

教程资料 采用FPGA模拟高动态GPS信号源中的C/A码产生器

本文:采用了FPGA方法来模拟高动态(Global Position System GPS)信号源中的C/A码产生器。C/A码在GPS中实现分址、卫星信号粗捕和精码(P码)引导捕获起着重要的作用,通过硬件描述语言VERILOG在ISE中实现电路生成,采用MODELSIM、SYNPLIFY工具分别进行仿真和综合。 ...
https://www.eeworm.com/dl/fpga/doc/18520.html
下载: 148
查看: 1096

教程资料 usb_cpld_code.zip usbjtag - Variations on the implementation of a USB JTAG adapter.

usb_cpld_code.zip usbjtag - Variations on the implementation of a USB JTAG adapter.
https://www.eeworm.com/dl/Protel/doc/18539.html
下载: 54
查看: 1082

教程资料 一种用CPLD设计GPS数字通道相关器中C/A码产生嚣的方法

摘要本文介绍了一种用CPLD设计GPS数字通道相关器中C/A码产生嚣的方法,详细分析了设计原理并给出了相应的仿真结果.这种设计方法已在我们研制的GPS,GLONASS兼容机中得到实际应用。
https://www.eeworm.com/dl/Protel/doc/18587.html
下载: 41
查看: 1075

教程资料 Building a RISC System in an FPGA

Building a RISC System in an FPGA
https://www.eeworm.com/dl/fpga/doc/18681.html
下载: 189
查看: 1097

教程资料 gerber-to-protel is a pdf file

gerber-to-protel is a pdf file ,which is used for convert bmp to pcb.
https://www.eeworm.com/dl/Protel/doc/19020.html
下载: 80
查看: 1152

教程资料 protel_lib-PIC16 is a protel lib file.

protel_lib-PIC16 is a protel lib file.
https://www.eeworm.com/dl/Protel/doc/19022.html
下载: 196
查看: 1122

教程资料 Many CAD users dismiss schematic capture as a necessary evil in the process of creating

Many CAD users dismiss schematic capture as a necessary evil in the process of creating\r\nPCB layout but we have always disputed this point of view. With PCB layout now offering\r\nautomation of both component placement and track routing, getting the des
https://www.eeworm.com/dl/proteus/doc/19163.html
下载: 29
查看: 1097