搜索结果
找到约 483 项符合
machine-generated 的查询结果
数学计算 observable distribution grid are investigated. A distribution grid is observable if the state of th
observable distribution grid are investigated. A distribution
grid is observable if the state of the grid can be fully determined.
For the simulations, the modified 34-bus IEEE test feeder is used.
The measurements needed for the state estimation are generated
by the ladder iterative technique. Two ...
Java编程 在线考试系统完整版源码(C#&Access) 该考试系统为一同学毕业设计
在线考试系统完整版源码(C#&Access)
该考试系统为一同学毕业设计，采用Access数据库，三层开发
DB_51aspx下为Access数据库文件，Web为网站文件夹
目录下的Auto Generated Code均为代码生成器自动生成的代码
ExamDAL/DBHelp.cs为数据处理文件，注意使用时请先配置其中string strPath = "E:\\downCode\\ExamOnline\\DB_51aspx ...
VC书籍 This project demonstrates the use of secure hash functions technique to implement a file encryption
This project demonstrates the use of secure hash functions technique
to implement a file encryption / decryption system.
This implemented application can encrypt / decrypt multiple files
on the fly using a password. The password supplied by the user
is used as the source message from which the hash ...
加密解密 This project demonstrates the use of secure hash functions technique to implement a file encryption
This project demonstrates the use of secure hash functions technique
to implement a file encryption / decryption system.
This implemented application can encrypt / decrypt multiple files
on the fly using a password. The password supplied by the user
is used as the source message from which the hash ...
VHDL/FPGA/Verilog Serial UART open source core. The design is engineered for use as a stand alone chip or for use with
Serial UART open source core. The design is engineered for use as a stand alone chip or for use with other of our cores. The reason for developing the Serial UART core is the fact, that asynchronous serial communication is very common that almost every machine understands it.Also, for OCRP-1, we nee ...
VHDL/FPGA/Verilog it is a verilog code written for traffic light controller will synthesize in xinlix ise 8.2i.i have
it is a verilog code written for traffic light controller will synthesize in xinlix ise 8.2i.i have tested it om my kit.[i mae my own kit for spartan2 device].it is a state machine based code.
编译器/解释器 Lua is a powerful, fast, lightweight, embeddable scripting language. Lua combines simple procedura
Lua is a powerful, fast, lightweight, embeddable scripting language.
Lua combines simple procedural syntax with powerful data description constructs based on associative arrays and extensible semantics. Lua is dynamically typed, runs by interpreting bytecode for a register-based virtual machine, an ...
其他 There are _NO_ standard sample rate for the samples used in modules. But most often the samples are
There are _NO_ standard sample rate for the samples used in modules.
But most often the samples are done on the rate called C-3 (which is
about 16574 Hz if you have a PAL machine). Sometimes drums are sampled
at A-3 (around 28 kHz), and some sounds are at ~8 kHz or anything else
to save space.
行业发展研究 基于支持向量聚类的多聚焦图像融合算法. 从无监督机器学习角度提出了一种基于SVC(support vector clustering)的图像融合规则,解决了基于 SVM(support vecto
基于支持向量聚类的多聚焦图像融合算法.
从无监督机器学习角度提出了一种基于SVC(support vector clustering)的图像融合规则,解决了基于
SVM(support vector machine)的融合规则在处理多聚焦图像融合问题时所引起的区域混叠与非平滑过渡问题,进一步提高了融合图像的质量. ...
其他 with this rar file i am sending five source codes in vhdl for xor gate,xor gate using tristae gate,e
with this rar file i am sending five source codes in vhdl for xor gate,xor gate using tristae gate,electronic voting machine,mod 16 counter,jk flip flop.please accept these codes and make me member of this site.so that i can download code from this site also.i really needed codes please accept that ...