搜索：mSP-EXP430F5529 - 虫虫下载站

单片机开发  MSP-FET430P120 Demo - Basic Clock, Output Buffered SMCLK, ACLK and MCLK/10

MSP-FET430P120 Demo - Basic Clock, Output Buffered SMCLK, ACLK and MCLK/10

https://www.eeworm.com/dl/648/325657.html

下载: 183

查看: 1053

书籍源码  MSP-FET430P410 Demo - Timer_A Toggle P5.1, CCR0 Contmode ISR, DCO SMCLK Description Toggle P5.1 u

MSP-FET430P410 Demo - Timer_A Toggle P5.1, CCR0 Contmode ISR, DCO SMCLK Description Toggle P5.1 using using software and TA_0 ISR. Toggle rate is set at 50000 DCO/SMCLK cycles. Default DCO frequency used for TACLK. Durring the TA_0 ISR P5.1 is toggled and 50000 clock cycles are added to CCR0. TA_ ...

https://www.eeworm.com/dl/532/336954.html

下载: 68

查看: 1056

微处理器开发  MSP-FET430P140 Demo - USART0, SPI Interface to HC165/164 Shift Registers Description: Demonstrate

MSP-FET430P140 Demo - USART0, SPI Interface to HC165/164 Shift Registers Description: Demonstrate USART0 in two-way SPI mode. Data are read from an HC165, and same data written back to the HC164. ACLK = n/a MCLK = SMCLK = default DCO = UCLK0 = DCO/2 * USART0 control bits are in different SFR s from ...

https://www.eeworm.com/dl/655/336957.html

下载: 82

查看: 1041