搜索结果

找到约 950 项符合 input-output 的查询结果

其他 Input The input contains blocks of 2 lines. The first line contains the number of sticks parts afte

Input The input contains blocks of 2 lines. The first line contains the number of sticks parts after cutting, there are at most 64 sticks. The second line contains the lengths of those parts separated by the space. The last line of the file contains zero. Output The output should contains the small ...
https://www.eeworm.com/dl/534/214271.html
下载: 59
查看: 1088

其他 Input The input consists of two lines. The first line contains two integers n and k which are the l

Input The input consists of two lines. The first line contains two integers n and k which are the lengths of the array and the sliding window. There are n integers in the second line. Output There are two lines in the output. The first line gives the minimum values in the window at each position, ...
https://www.eeworm.com/dl/534/214273.html
下载: 182
查看: 1093

matlab例程 % because we do not truncate and shift the convolved input % sequence, the delay of the desired out

% because we do not truncate and shift the convolved input % sequence, the delay of the desired output sequence wrt % the convolved input sequence need only be the delay % introduced by the ideal weight vector centred at n=5
https://www.eeworm.com/dl/665/239090.html
下载: 134
查看: 1034

DSP编程 This example streams input from a ADC source to a DAC. An analog signal is acquired block-by-block

This example streams input from a ADC source to a DAC. An analog signal is acquired block-by-block into SDRAM from the ADC (an AD9244 in this example). The frames are then output with a one-frame delay to the DAC (an AD9744 in this example). In this example, no processing is done on the frames. The ...
https://www.eeworm.com/dl/516/240027.html
下载: 114
查看: 1045

数学计算 1) Write a function reverse(A) which takes a matrix A of arbitrary dimensions as input and returns a

1) Write a function reverse(A) which takes a matrix A of arbitrary dimensions as input and returns a matrix B consisting of the columns of A in reverse order. Thus for example, if A = 1 2 3 then B = 3 2 1 4 5 6 6 5 4 7 8 9 9 8 7 Write a main program to call reverse(A) for the matrix A = magic(5 ...
https://www.eeworm.com/dl/641/284429.html
下载: 123
查看: 1087

数值算法/人工智能 北京大学ACM比赛题目 Write a program to read four lines of upper case (i.e., all CAPITAL LETTERS) text input

北京大学ACM比赛题目 Write a program to read four lines of upper case (i.e., all CAPITAL LETTERS) text input (no more than 72 characters per line) from the input file and print a vertical histogram that shows how many times each letter (but not blanks, digits, or punctuation) appears in the all-upper ...
https://www.eeworm.com/dl/518/286897.html
下载: 171
查看: 1584

编译器/解释器 ① 使用自动机技术实现一个词法分析程序; ② 使用算符优先分析方法实现其语法分析程序; 需要先在运行目录下建立一个input.txt文件

① 使用自动机技术实现一个词法分析程序; ② 使用算符优先分析方法实现其语法分析程序; 需要先在运行目录下建立一个input.txt文件,将需要分析的文法放在该文件中,分析结果,会输出在output.txt文件中。
https://www.eeworm.com/dl/628/330104.html
下载: 24
查看: 1221

数学计算 This file implements a pid controller used to simulator cruise control in a car The input is a thr

This file implements a pid controller used to simulator cruise control in a car The input is a throtle value between 0 - 100 ( read on P1 ) The output is the car s speed ( P2 - P0 )
https://www.eeworm.com/dl/641/342710.html
下载: 37
查看: 1095

VHDL/FPGA/Verilog Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift ...
https://www.eeworm.com/dl/663/361747.html
下载: 164
查看: 1055

VHDL/FPGA/Verilog Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift ...
https://www.eeworm.com/dl/663/361749.html
下载: 129
查看: 1034