搜索结果
找到约 175 项符合
implemented 的查询结果
按分类筛选
- 全部分类
- 数学计算 (16)
- matlab例程 (11)
- 其他 (9)
- VHDL/FPGA/Verilog (9)
- 单片机编程 (8)
- Linux/Unix编程 (8)
- 加密解密 (8)
- 人工智能/神经网络 (7)
- 其他书籍 (5)
- Java编程 (5)
- 游戏 (5)
- 通讯/手机编程 (4)
- 其他数据库 (4)
- 书籍 (4)
- 技术资料 (4)
- 嵌入式综合 (3)
- 可编程逻辑 (3)
- 嵌入式/单片机编程 (3)
- 网络 (3)
- 单片机开发 (3)
- Delphi控件源码 (3)
- 教程资料 (2)
- 手机短信编程 (2)
- 驱动编程 (2)
- Applet (2)
- 生物技术 (2)
- 其他嵌入式/单片机内容 (2)
- 书籍源码 (2)
- 软件设计/软件工程 (2)
- 数值算法/人工智能 (2)
- 编译器/解释器 (2)
- 系统设计方案 (2)
- 文章/文档 (2)
- 微处理器开发 (2)
- 无线通信 (1)
- ARM (1)
- 汇编语言 (1)
- 压缩解压 (1)
- 文件格式 (1)
- 多国语言处理 (1)
- 金融证券系统 (1)
- Windows CE (1)
- 串口编程 (1)
- 数据库系统 (1)
- JavaScript (1)
- 数据结构 (1)
- VC书籍 (1)
- Jsp/Servlet (1)
- *行业应用 (1)
- 教育系统应用 (1)
- 软件工程 (1)
- Symbian (1)
- 操作系统开发 (1)
- Internet/网络编程 (1)
- 并行计算 (1)
- CA认证 (1)
- DSP编程 (1)
- 通讯编程文档 (1)
数学计算 This library defines basic operation on polynomials, and contains also 3 different roots (zeroes)-fi
This library defines basic operation on polynomials, and contains also 3 different roots (zeroes)-finding methods that can handle quite large polynomials (>1000 coefs)
Implemented in ANSI C++ Templates. Handles all real and complex floating point types. Html doc is included.
VHDL/FPGA/Verilog This tutorial explains how the SDRAM chip on ltera’s DE2 Development and Education board can be used
This tutorial explains how the SDRAM chip on ltera’s DE2 Development and Education board can be used with a Nios II system implemented by using the Altera SOPC Builder.
操作系统开发 A user-space device driver can do many of the things that kernel drivers can t, such as perform a lo
A user-space device driver can do many of the things that kernel drivers can t, such as perform a long-running computation, block while waiting for an event, or read files from the file system. Unlike kernel drivers, a user-space device driver can use other device drivers--that is, access the networ ...
加密解密 VHDL implementation of the twofish cipher for 128,192 and 256 bit keys. The implementation is in li
VHDL implementation of the twofish cipher for 128,192 and 256 bit keys.
The implementation is in library-like form All needed components up to, including the round/key schedule circuits are implemented, giving the flexibility to be combined in different architectures (iterative, rolled out/pipeline ...
VHDL/FPGA/Verilog The Hilbert Transform is an important component in communication systems, e.g. for single sideband m
The Hilbert Transform is an important component in communication systems, e.g. for single sideband modulation/demodulation, amplitude and phase detection, etc. It can be formulated as filtering operation which makes it possible to approximate the Hilbert Transform with a digital filter. Due to the n ...
并行计算 This control is another extension to the now standard and widely used ListView control. I have inclu
This control is another extension to the now standard and widely used ListView control. I have included some of the more common features: shaded columns, column sorting (with data type), but the real addition is the FILTERBAR features of the header. This implementation eliminates all of the work of ...
其他书籍 Cisco E-DI supports perl scripting through the CLI. This feature automates many of the server and n
Cisco E-DI supports perl scripting through the CLI. This feature automates many of the server and
network administration tasks. This section explains how to enable and disable the perl scripting service,
and how to use Cisco E-DI Perl API for daily tasks.
When a perl script is implemented by an admi ...
其他 function [r_path, r_cost] = dijkstra(pathS, pathE, transmat) The Dijkstra s algorithm, Implemente
function [r_path, r_cost] = dijkstra(pathS, pathE, transmat)
The Dijkstra s algorithm, Implemented by Yi Wang, 2005
This version support detecting _cyclic-paths_
DSP编程 this introduce infinite impulse response (IIR) filters. The filters are designed in MATLAB using th
this introduce infinite impulse response (IIR) filters. The filters are designed in MATLAB using the fdatool. They are then implemented in VisualDSP++.
VHDL/FPGA/Verilog In this work an implementation of a geometric nonlinear controller for chaos synchronization in a Fi
In this work an implementation of a geometric nonlinear controller for chaos synchronization in a Field Programmable Gate Array (FPGA) is presented. The Lorenz chaotic system is used to show the implementation of chaos synchronization via nonlinear controller implemented in a Xilinx FPGA Virtex-II 2 ...