搜索结果

找到约 99 项符合 highly-configurable 的查询结果

VHDL/FPGA/Verilog Triscend supports the use of the Model Technology ModelSim logic simulator for VHDL simulation of d

Triscend supports the use of the Model Technology ModelSim logic simulator for VHDL simulation of designs implemented in the Configurable System Logic (CSL) portion of a Triscend device.
https://www.eeworm.com/dl/663/234386.html
下载: 34
查看: 1058

其他 Support Vector Machine is small sample method based on statistic learning theory. It is a new method

Support Vector Machine is small sample method based on statistic learning theory. It is a new method to deal with the highly nonlinear classification and regression problems .It can better deal with the small sample, nonlinear and
https://www.eeworm.com/dl/534/245401.html
下载: 46
查看: 1035

J2ME KeePass for J2ME is a J2ME port of KeePass Password Safe, a free, open source, light-weight and easy

KeePass for J2ME is a J2ME port of KeePass Password Safe, a free, open source, light-weight and easy-to-use password manager. You can store passwords in a highly-encrypted database on a mobile phone, and view them on the go.
https://www.eeworm.com/dl/660/250990.html
下载: 57
查看: 1106

系统设计方案 These templates are based on the documented outlines from Tim Ryan s "The Anatomy of a Design Docum

These templates are based on the documented outlines from Tim Ryan s "The Anatomy of a Design Document" articles (published on Gamasutra). The filler text comes straight from the articles, and have been slightly edited for clarity (and to use the British spelling NMP). To read the articles (which I ...
https://www.eeworm.com/dl/678/263302.html
下载: 39
查看: 1059

其他 As science advances, novel experiments are becoming more and more complex, requiring a zoo of contro

As science advances, novel experiments are becoming more and more complex, requiring a zoo of control devices and electronics executing complicated sequences of steps. Device availability and monetary constrains usually lead to a highly heterogeneous setup with components from several different manu ...
https://www.eeworm.com/dl/534/280620.html
下载: 43
查看: 1077

3G开发 MIT关于OFDM收发器、WIFI收发器的ASIC和 FPGA硬件开发源码及资料

MIT关于OFDM收发器、WIFI收发器的ASIC和 FPGA硬件开发源码及资料,比较不错的资料OFDM: OFDM transceiver (transmitter and receiver), highly parameterized to cover 802.11a (WiFi), 802.16 (WiMax) and others in the future. Support for 802.15 (WUSB) is currently being worked on. 802.11a: 802.11a WiFi transmi ...
https://www.eeworm.com/dl/701/280911.html
下载: 97
查看: 1108

书籍源码 ET++ is a portable and homogenous object-oriented class library integrating user interface building

ET++ is a portable and homogenous object-oriented class library integrating user interface building blocks, basic data structures, and high level application framework components. ET++ eases the building of highly interactive applications with consistent user interfaces following the direct manipula ...
https://www.eeworm.com/dl/532/284115.html
下载: 138
查看: 1086

单片机开发 I built the Superlist control whilst developing an RSS reader called FeedGhost. Although there are p

I built the Superlist control whilst developing an RSS reader called FeedGhost. Although there are plenty of commercial grouped list controls available I wanted to have total control over the code and of course its usability. Superlist supports drag drop column customisation, grouping as well as han ...
https://www.eeworm.com/dl/648/284262.html
下载: 117
查看: 1060

其他书籍 Sequential Monte Carlo without Likelihoods 粒子滤波不用似然函数的情况下 本文摘要:Recent new methods in Bayesian simu

Sequential Monte Carlo without Likelihoods 粒子滤波不用似然函数的情况下 本文摘要:Recent new methods in Bayesian simulation have provided ways of evaluating posterior distributions in the presence of analytically or computationally intractable likelihood functions. Despite representing a substantial ...
https://www.eeworm.com/dl/542/300571.html
下载: 198
查看: 1041

VHDL/FPGA/Verilog Cores are generated from Confluence a modern logic design language. Confluence is a simple, yet high

Cores are generated from Confluence a modern logic design language. Confluence is a simple, yet highly expressive language that compiles into Verilog, VHDL, and C
https://www.eeworm.com/dl/663/310372.html
下载: 187
查看: 1051