搜索结果
找到约 839 项符合
full-hardware 的查询结果
VHDL/FPGA/Verilog Very simple USB 1.1 PHY. Includes all the goodies: serial/parallel conversion, bit stuffing/unstuff
Very simple USB 1.1 PHY. Includes all the goodies: serial/parallel
conversion, bit stuffing/unstuffing, NRZI encoding decoding. Uses a
simplified UTMI interface. Currently doesn t do any error checking in
the RX section [should probably check for bit unstuffing errors].
Otherwise complete and fully ...
VxWorks VxWorks 6.6 BSP开发执导 This document describes, in general terms, the elements that make up a board
VxWorks 6.6 BSP开发执导
This document describes, in general terms, the elements that make up a board
support package [BSP], the requirements for a VxWorks BSP, and the general
behavior of a BSP during the boot process. This document outlines the steps
needed to port an existing BSP to a new hardw ...
软件工程 Managing Humans is a selection of the best essays from Michael Lopps web site, Rands In Repose. Draw
Managing Humans is a selection of the best essays from Michael Lopps web site, Rands In Repose. Drawing on Lopp s management experiences at Apple, Netscape, Symantec, and Borland, this book is full of stories based on companies in the Silicon Valley where people have been known to yell at each other ...
其他书籍 DESCRIPTION The DCP0105 family is a series of high efficiency, 5V input isolated DC/DC converters.
DESCRIPTION
The DCP0105 family is a series of high efficiency, 5V
input isolated DC/DC converters. In addition to 1W
nominal galvanically isolated output power capability,
the range of DC/DCs are also fully synchronizable.
The devices feature thermal shutdown, and overload
protection is implemented ...
系统设计方案 1.an fpga implementation of the image space reconstruction algorithm for hyperspectral imaging analy
1.an fpga implementation of the image space reconstruction algorithm for hyperspectral imaging analysis
2. fpga implemention of a median filter
3. fpga implementation of digital filters
4.hardware acceleration of edge detection algorithm on fpgas
5.implementation and evaluation of image processing a ...
微处理器开发 200-MHz ARM920T Processor • 16-kbyte Instruction Cache • 16-kbyte Data Cache •
200-MHz ARM920T Processor
&#8226 16-kbyte Instruction Cache
&#8226 16-kbyte Data Cache
&#8226 Linux&reg , Microsoft&reg Windows&reg CE-enabled MMU
&#8226 100-MHz System Bus
&#8226 MaverickCrunch&#8482 Math Engine
&#8226 Floating Point, Integer, and Signal Processing
Instructions
&#8226 Opt ...
Linux/Unix编程 The driver supports both the 16F and 18F families. The trick is that the driver carefully emulates t
The driver supports both the 16F and 18F families. The trick is that the driver carefully emulates the hardware UART found in the PIC18F452 processor. This information has unfortunately misled some into thinking it does not work with the 16F family. During devlopment the driver was tested on a real ...
Linux/Unix编程 * The IMAP toolkit provided in this Distribution is * Copyright 2000 University of Washington. *
* The IMAP toolkit provided in this Distribution is
* Copyright 2000 University of Washington.
* The full text of our legal notices is contained in the file called
* CPYRIGHT, included with this Distribution.
电子书籍 A combined space鈥搕ime block coding (STBC) and eigen-space tracking (EST) scheme in multiple-input-m
A combined space鈥搕ime block coding (STBC) and eigen-space tracking
(EST) scheme in multiple-input-multiple-output systems is
proposed. It is proved that the STBC-EST is capable of shifting
hardware complexity from the receiver to the transmitter without
any bit error rate (BER) performance loss. A ...
Delphi控件源码 FIBPlus is a component suite intended for work with InterBase. It is direct, fast and flexible Inter
FIBPlus is a component suite intended for work with InterBase. It is direct, fast and flexible InterBase connectivity for Delphi, C++ Builder, Ada and Kylix. FIBPlus supports Delphi 5-7, Delphi 2005, Delphi 2006, Delphi 2007, C++ Builder 5-6, C++ Builder 2006, C++ Builder 2007, Kylix 3, gnat-3.15p, ...