搜索结果

SVC最新更新代码，fix了较多bug，增加了一些特性,详细可见压缩包内说明文档2008年7月9日发布

The Inter IC bus or I2C bus is a simple bidirectional two wire bus designed primarily for general control and data transfer communication between ICs. Some of the features of the I2C bus are: &#8226 Two signal lines, a serial data line (SDA) and a serial clock line (SCL), and ground are required. A ...

There a t least five Request for Enhancement s (RFE) in the JavaSoft bug database related to Mouse Wheel support in Java. One of the RFE s BugID #4202656 has 281 votes from developers requesting Sun for a fix. Sun has finally agreed to support this feature in JDK 1.4 codenamed Merlin accroding to th ...

In this book, you will learn about what drives the Linux development process. You will discover the wide variety of tools commonly used by Linux developers – compilers, debuggers, Software Configuration Management – and how those tools are used to build application software, tools, utilities and e ...

function [U,V,num_it]=fcm(U0,X) ％ MATLAB (Version 4.1) Source Code (Routine fcm was written by Richard J. ％ Hathaway on June 21, 1994.) The fuzzification constant ％ m = 2, and the stopping criterion for successive partitions is epsilon =??????. ％*******Modified 9/15/04 to have epsilon = ...

GPS 接收程序 DEMO。 HsGpsDll Library 1.1 A GPS Control/Component for C/C++ HsGpsDll is a Windows Dynamic Link Library which provides access to any NMEA-183 compliant GPS receiver via a serial communications port. HsGpsDll is designed for use from Visual C, Visual Basic or other languages, capable o ...

200-MHz ARM920T Processor &#8226 16-kbyte Instruction Cache &#8226 16-kbyte Data Cache &#8226 Linux&reg , Microsoft&reg Windows&reg CE-enabled MMU &#8226 100-MHz System Bus &#8226 MaverickCrunch&#8482 Math Engine &#8226 Floating Point, Integer, and Signal Processing Instructions &#8226 Opt ...

The use of hardware description languages (HDLs) is becoming increasingly common for designing and verifying FPGA designs. Behavior level description not only increases design productivity, but also provides unique advantages for design verification. The most dominant HDLs today are Verilog and VHDL ...

利用宏编译将程序的调试部分与主体部分分隔开，即编译开关DEBUG、MIDEBUG、 TRANSDEBUG、SEARCHDEBUG *fix bug: cvGeTransform()的内存泄漏问题(调整函数接口，使得内存损耗降为6M) *加入了保存配准结果的功能(包括保存配准图像，配准数据RegisterLog.txt) *去掉save菜单，直接加到register选项中，且保存文件名自动随机 ...

As I write this foreword, I am collaborating with four leading user interface (UI) component vendors on a presentation for the 2004 JavaOneSM conference. In our presentation, the vendors will show how they leverage JavaServerTM Faces technology in their products. While developing the presentation, ...