搜索：few

找到约 160 项符合「few」的查询结果

结果 160
热门搜索： STM32 FPGA PCB设计 电路图 51单片机 嵌入式 Arduino MATLAB Verilog Python
相关度 上传时间 下载量 查看数
共 160 条结果
按分类筛选
显示更多分类
https://www.eeworm.com/dl/617/206209.html 压缩解压

We often get questions about how the deflate() and inflate() functions should be used. Users wonder

We often get questions about how the deflate() and inflate() functions should be used. Users wonder when they should provide more input, when they should use more output, what to do with a Z_BUF_ERROR, how to make sure the process terminates properly, and so on. So for those who ...
下载 151
·
查看 1083
https://www.eeworm.com/dl/542/206211.html 其他书籍

Zlib函数列表 We often get questions about how the deflate() and inflate() functions should be used. User

Zlib函数列表 We often get questions about how the deflate() and inflate() functions should be used. Users wonder when they should provide more input, when they should use more output, what to do with a Z_BUF_ERROR, how to make sure the process terminates properly, and so on. So f ...
下载 48
·
查看 1106
https://www.eeworm.com/dl/665/304373.html matlab例程

GloptiPoly 3: moments, optimization and semidefinite programming. Gloptipoly 3 is intended to so

GloptiPoly 3: moments, optimization and semidefinite programming. Gloptipoly 3 is intended to solve, or at least approximate, the Generalized Problem of Moments (GPM), an infinite-dimensional optimization problem which can be viewed as an extension of the classical problem of mo ...
下载 117
·
查看 1268
https://www.eeworm.com/dl/522297.html 书籍

RESTful+Rails+Development+Building

This book is focused on designing and developing Representational State Transfer (REST) platforms in Rails. REST is the architectural style of the Web, consisting of a set of constraints that, applied to components, connectors, and data elements, constitute the wider distributed ...
下载 1
·
查看 73
https://www.eeworm.com/dl/522499.html 书籍

Design for Manufacturability and Statistical

Design for manufacturability and statistical design encompass a number of activities and areas of study spanning the integrated circuit design and manufacturing worlds. In the early days of the planar integrated circuit, it was typical for a handful of practitioners working on a ...
下载 1
·
查看 84
https://www.eeworm.com/dl/938986.html 技术资料

Google_Hacks

Google Hacks is a collection of industrial-strength, real-world, tested solutions to practical problems. This concise book offers a variety of interesting ways for power users to mine the enormous amount of information that Google has access to, and helps you have fun while doing ...
下载 4
·
查看 8548
https://www.eeworm.com/dl/505/24338.html 电源技术

DN457宽输入电压范围同步降压稳压器

  The LTC®3610 is a high power monolithic synchronousstep-down DC/DC regulator that can deliver up to 12Aof continuous output current from a 4V to 24V (28Vmaximum) input supply. It is a member of a high currentmonolithic regulator family (see Table 1) that featuresin ...
下载 146
·
查看 1059
https://www.eeworm.com/dl/542/229476.html 其他书籍

Linux in a Nutshell, 5th Edition By Stephen Figgins, Robert Love, Arnold Robbins, Ellen Siever, Aa

Linux in a Nutshell, 5th Edition By Stephen Figgins, Robert Love, Arnold Robbins, Ellen Siever, Aaron Weber ... ... ... ... ... ... ... ..... Publisher: O Reilly Pub Date: July 2005 ISBN: 0-596-00930-5 Pages: 944 Over the last few years, Linux has grown both as an operati ...
下载 193
·
查看 1061
https://www.eeworm.com/dl/635/492160.html 网络

Aodv for NS-2. A mobile ad-hoc network (MANET) is a kind of wireless ad-hoc network, and is a self-c

Aodv for NS-2. A mobile ad-hoc network (MANET) is a kind of wireless ad-hoc network, and is a self-configuring network of mobile routers connected wirelessly. MANET may operate in a standalone fashion, or may be connected to the larger Internet. Many routing protocols have been d ...
下载 55
·
查看 1096
https://www.eeworm.com/dl/allegro/20115.html allegro

State Machine Coding Styles for Synthesis

  本文论述了状态机的verilog编码风格,以及不同编码风格的优缺点，Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's paper alsooffers in-depth ...
下载 126
·
查看 1260