搜索结果
找到约 17 项符合
divider 的查询结果
按分类筛选
加密解密 RSA公钥加密算法基于大整数因式分解困难这样的事实。 选择两个素数
RSA公钥加密算法基于大整数因式分解困难这样的事实。
选择两个素数，p，q。（一般p,q选择很大的数）
然后计算 z=p*q f=(p-1)(q-1) 选择一个n，使gcd(n,f)=1（gcd代表greatest common divider,一般n也选择一个素数）， n和z就作为公钥。
选择一个s,0<s<f,满足n*s ％ f=1，s就作为私钥。 ...
系统设计方案 Fast settling-time added to the already conflicting requirements of narrow channel spacing and low
Fast settling-time added to the already conflicting requirements of narrow channel spacing and
low phase noise lead to Fractional4 divider techniques for PLL synthesizers. We analyze discrete "beat-note spurious levels from arbitrary modulus divide sequences including those from classic accumulator ...
单片机开发 Echo a received character, RX ISR used. Normal mode is LPM0. // USART1 RX interrupt triggers TX Ech
Echo a received character, RX ISR used. Normal mode is LPM0.
// USART1 RX interrupt triggers TX Echo.
// Baud rate divider with 1048576hz = 1048576/38400 = ~27.31 (01Bh|03h)
// ACLK = LFXT1 = 32768Hz, MCLK = SMCLK = default DCO = 32 x ACLK = 1048576Hz
// //* An external watch crystal between XIN & X ...
DSP编程 This example sets up the PLL in x10/2 mode, divides SYSCLKOUT by six to reach a 25Mhz HSPCLK (assumi
This example sets up the PLL in x10/2 mode, divides SYSCLKOUT by six to reach a 25Mhz HSPCLK (assuming a 30Mhz XCLKIN). The
clock divider in the ADC is not used so that the ADC will see the 25Mhz on the HSPCLK. Interrupts are enabled and the EVA is setup to generate a periodic ADC SOC on SEQ1. Two ...
笔记 音频放大器设计
This design uses Common-Emitter Amplifier (Class A) with 2N3904 Bipolar Junction Transistor.
Use “Voltage Divider Biasing” to reduce the effects of varying β (= ic / ib) (by holding the Base voltage constant)&nbsp;
Base Voltage (Vb) = Vcc * [R2 / (R1 + R2)]&nbsp;
Use Coupling ...
技术资料 spi 通信的master部分使用的verilog语言实现
spi 通信的master部分使用的verilog语言实现，可以做为你的设计参考。module spi_master(rstb,clk,mlb,start,tdat,cdiv,din, ss,sck,dout,done,rdata);&nbsp; &nbsp; input rstb,clk,mlb,start;&nbsp; &nbsp; input [7:0] tdat;&nbsp; //transmit data&nbsp; &nbsp; input [1:0] cdiv;&nbsp; //clock divider input din; ou ...
技术资料 PW2228A-1.8.pdf规格书下载
The PW2228A is a high efficiency single inductor Buck-Boost converter which can supply theload current up to 1.5A. It provides auto-transition between Buck and Boost Mode. The PW2228Aoperates at 2.4MHz switching frequency in CCM. DC/DC converter operates at Pulse-Skipping Modeat light load. The outp ...