搜索结果

找到约 190 项符合 bits 的查询结果

可编程逻辑 XAPP228 -Virtex器件内的四端口存储器

This application note describes how the existing dual-port block memories in the Spartan™-IIand Virtex™ families can be used as Quad-Port memories. This essentially involves a dataaccess time (halved) versus functionality (doubled) trade-off. The overall bandwidth of the blockmemory in ...
https://www.eeworm.com/dl/kbcluoji/40055.html
下载: 151
查看: 1077

通信网络 WP150-解决数兆兆位及更高的网络挑战

  In today’s world of modular networking and telecommunications design, it is becomingincreasingly difficult to keep alignment with the many different and often changing interfaces,both inter-board and intra-board. Each manufacturer has their own spin on the way in whichdevices are co ...
https://www.eeworm.com/dl/564/33752.html
下载: 121
查看: 1109

其他 S-Demo是一个大多被破解者用来作破解动画过程的软件

S-Demo是一个大多被破解者用来作破解动画过程的软件,它可以记录你的屏幕上的任何动作及鼠标的移动过程,同时使用了较高的压缩率。当然压缩率可以选择,在正常的操作情况下,每分钟的生成的文件大小在200K左右(800x600x32bits)。 ...
https://www.eeworm.com/dl/534/375360.html
下载: 114
查看: 1077

单片机编程 PCA9555 16bit I2C-bus and SMBu

The PCA9555 is a 24-pin CMOS device that provides 16 bits of General Purpose parallelInput/Output (GPIO) expansion for I2C-bus/SMBus applications and was developed toenhance the NXP Semiconductors family of I2C-bus I/O expanders. The improvementsinclude higher drive capability, 5 V I/O tolerance, lo ...
https://www.eeworm.com/dl/502/31013.html
下载: 90
查看: 1185

单片机编程 MPC106 PCI Bridge/Memory Contr

In this document, the term Ô60xÕ is used to denote a 32-bit microprocessor from the PowerPC architecture family that conforms to the bus interface of the PowerPC 601ª, PowerPC 603ª, or PowerPC 604 microprocessors. Note that this does not include the PowerPC 602ª microproc ...
https://www.eeworm.com/dl/502/31368.html
下载: 58
查看: 1118

技术资料 基于JTAG的DSP处理器嵌入式调试接口设计

· 摘要:  介绍了基于IEEE1149.1 JTAG协议的DSP处理器嵌入式调试接口的设计.从该接口的整体结构框图到详细设计,进行了详细的阐述.该接口成功地应用于32bits DSP处理器MD32中,通过了FPGA验证和仿真验证,证明了其设计的正确性,具有很好的参考价值.  ...
https://www.eeworm.com/dl/945136.html
下载: 4
查看: 1951

单片机编程 CAT28LV64-64Kb CMOS并行EEPROM数据手

The CAT28LV64 is a low voltage, low power, CMOS Parallel EEPROM organized as 8K x 8−bits. It requires a simple interface for in−system programming. On−chip address and data latches, self−timed write cycle with auto−clear and VCC power up/down write protection eliminate ...
https://www.eeworm.com/dl/502/30682.html
下载: 125
查看: 1062

单片机编程 CAT25128-128Kb的SPI串行CMOS EEPRO

The CAT25128 is a 128−Kb Serial CMOS EEPROM device internally organized as 16Kx8 bits. This features a 64−byte page write buffer and supports the Serial Peripheral Interface (SPI) protocol. The device is enabled through a Chip Select (CS) input. In addition, the required bus signals are ...
https://www.eeworm.com/dl/502/30683.html
下载: 68
查看: 1122

学术论文 基于ARM核嵌入式系统的AES算法优化

本文从AES的算法原理和基于ARM核嵌入式系统的开发着手,研究了AES算法的设计原则、数学知识、整体结构、算法描述以及AES存住的优点利局限性。 针对ARM核的体系结构及特点,对AES算法进行了优化设计,提出了从AES算法本身和其结构两个方面进行优化的方法,在算法本身优化方面是把加密模块中的字节替换运算、列混合运算和解密 ...
https://www.eeworm.com/dl/514/12269.html
下载: 157
查看: 1181

技术资料 基于ARM核嵌入式系统的AES算法优化

本文从AES的算法原理和基于ARM核嵌入式系统的开发着手,研究了AES算法的设计原则、数学知识、整体结构、算法描述以及AES存住的优点利局限性。 针对ARM核的体系结构及特点,对AES算法进行了优化设计,提出了从AES算法本身和其结构两个方面进行优化的方法,在算法本身优化方面是把加密模块中的字节替换运算、列混合运算和解密 ...
https://www.eeworm.com/dl/915965.html
下载: 1
查看: 7918